US20160126086A1 - Non-planar semiconductor device with aspect ratio trapping - Google Patents
Non-planar semiconductor device with aspect ratio trapping Download PDFInfo
- Publication number
- US20160126086A1 US20160126086A1 US14/533,360 US201414533360A US2016126086A1 US 20160126086 A1 US20160126086 A1 US 20160126086A1 US 201414533360 A US201414533360 A US 201414533360A US 2016126086 A1 US2016126086 A1 US 2016126086A1
- Authority
- US
- United States
- Prior art keywords
- oxide layer
- bulk substrate
- isolation pillars
- fins
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 60
- 238000002955 isolation Methods 0.000 claims abstract description 56
- 239000000758 substrate Substances 0.000 claims abstract description 51
- 230000007547 defect Effects 0.000 claims abstract description 26
- 238000000407 epitaxy Methods 0.000 claims abstract description 4
- 238000000034 method Methods 0.000 claims description 48
- 238000005530 etching Methods 0.000 claims description 28
- 239000000463 material Substances 0.000 claims description 21
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 12
- 229910052681 coesite Inorganic materials 0.000 claims description 6
- 229910052906 cristobalite Inorganic materials 0.000 claims description 6
- 239000000377 silicon dioxide Substances 0.000 claims description 6
- 229910052682 stishovite Inorganic materials 0.000 claims description 6
- 229910052905 tridymite Inorganic materials 0.000 claims description 6
- 229910052710 silicon Inorganic materials 0.000 claims description 4
- 239000010703 silicon Substances 0.000 claims description 4
- 238000004519 manufacturing process Methods 0.000 description 8
- 238000005389 semiconductor device fabrication Methods 0.000 description 8
- 230000007423 decrease Effects 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 239000007795 chemical reaction product Substances 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 239000012774 insulation material Substances 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- CETPSERCERDGAM-UHFFFAOYSA-N ceric oxide Chemical compound O=[Ce]=O CETPSERCERDGAM-UHFFFAOYSA-N 0.000 description 1
- 229910000422 cerium(IV) oxide Inorganic materials 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000003292 diminished effect Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 description 1
- 229910001404 rare earth metal oxide Inorganic materials 0.000 description 1
- 238000007619 statistical method Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0638—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layer, e.g. with channel stopper
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02488—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
- H01L21/845—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body including field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
- H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
Definitions
- trenches 215 can be etched into the bulk substrate 210 using a reactive ion etching process.
- a hard mask is placed over portions of the bulk substrate 210 , which shield the covered portion from the etching process.
- the hard mask may be made of nitrides, oxides, oxinitrides, or a combination of these materials.
- the masks may be placed such that the trenches 215 are 5 nm to 40 nm in width.
- the depth of the trench 215 is adjusted by controlling the etching time of the etch materials on the bulk substrate 210 . In one embodiment, the depth of the trench 215 is between 50 nm and 200 nm. Due to natural variances in etching speed, the depth of each trench 215 may vary by several nanometers.
- the trenches 215 may be filled with an insulating material including SiO 2 .
- the use of the insulation material is to create shallow trench isolation.
- the insulation material may prevent or reduce electrical current leakage between fins 240 , when finFET device 200 comprises a plurality of fins.
- the insulating material may be deposited using plasma enhanced chemical vapor deposition, low-temperature chemical vapor deposition, high-temperature chemical vapor deposition, flowable oxide or other similar deposition methods.
- a fin 240 may be formed on the oxide layer 230 , as shown in FIG. 2G .
- the fins 240 may be made of Ge, strained-Si, or other III-V materials.
- the fins may be grown epitaxially from the oxide layer 230 , to form a crystalline structure.
Abstract
Description
- The present invention relates generally to the field of semiconductor devices, and more particularly to non-planar semiconductor devices.
- As electronic components become smaller, control over electron flow across an integrated circuit is diminished. The current complimentary metal-oxide semiconductor (CMOS) technology roadmap calls for the size of integrated circuit components to be cut in half every two years. To maintain this roadmap, non-planar architectures have been developed including the use of trigates and finFETs. While new CMOS architectures have proven to be efficient, challenges still exist in integrating 3-dimensional elements onto an integrated circuit chip.
- As disclosed herein, a semiconductor device with aspect ratio trapping includes a bulk substrate, a plurality of isolation pillars formed on the bulk substrate, wherein one or more gaps are formed between the isolation pillars, an oxide layer formed by epitaxy on the bulk substrate, between the isolation pillars, wherein the oxide layer partially fills the gaps between the isolation pillars, one or more fins formed over the oxide layer between the isolation pillars, such that the one or more fins fill the gaps between the isolation pillars and wherein the oxide layer electrically isolates the one or more fins from the bulk substrate. The oxide layer has an aspect ratio that is selected to substantially eliminate defects at the interface between the oxide layer and the fins. The semiconductor device may also include a semiconductor layer between the bulk substrate and oxide layer. A method of fabricating the same is also disclosed.
-
FIG. 1 is a flowchart depicting one embodiment of a non-planar semiconductor device fabrication method; -
FIGS. 2A-I depict a cross-section of one embodiment of a non-planar semiconductor device at various stages of the fabrication method ofFIG. 1 ; -
FIG. 2J depicts a top-down view of one embodiment of a non-planar semiconductor device at one stage of the non-planar semiconductordevice fabrication method 100; -
FIG. 3 is a perspective view depicting one embodiment of a non-planar semiconductor device made through the fabrication method ofFIG. 1 ; and -
FIG. 4 is a perspective view depicting an alternative embodiment of a non-planar semiconductor device. - As integrated circuit (IC) components decrease in size, new technologies must be developed to ensure component requirements are maintained. One issue that has become prevalent in IC component design is current leakage across transistors. Current leakage can occur when electrons are able to jump from defect to defect within a device. To minimize the leakage, non-planar devices—such as trigates or finFETs—can be implemented. Furthermore, the embodiments disclosed herein recognize that by minimizing defects within and adjacent to the current conducting regions of such devices, current leakage can be reduced.
- Aspect ratio trapping (ART) is one method that can be implemented to trap defects, caused by the lattice mismatch of materials, to the region near the interface between the materials. ART is a method of engineering the width and depth of cavities—wherein a material is to be epitaxially grown—such that defects that propagate to a surface of epitaxially grown layer are minimized. Consequently, ART engineering may restrict defects in the epitaxially grown lattice to the bottom portion of the lattice, as opposed to being dispersed throughout the depth of the lattice. By trapping those defects to non-conductive regions of such devices, current leakage is minimized.
-
FIG. 1 is a flowchart depicting one embodiment of a non-planar semiconductordevice fabrication method 100. As depicted, the non-planar semiconductordevice fabrication method 100 includes etching (110) trenches into a bulk substrate, filling (120) the trenches with an insulator material creating isolation pillars, etching (130) the bulk substrate remaining between the isolation pillars, growing (140) an engineered lattice epitaxial oxide layer between the isolation pillars, etching (150) the oxide layer to a point below the isolation pillars, epitaxially growing (160) semiconductor fins on top of oxide layer, and etching (170) the isolation pillars, revealing the upper portion of the semiconductor fins. Creating a non-planar semiconductor using the non-planar semiconductordevice fabrication method 100 traps lattice mismatch defects in the lower portion of the engineered lattice epitaxial oxide layer and thereby decreases leakage across the fabricated devices. - The depicted method may be used to form transistors onto a bulk substrate, for use in an integrated circuit. The non-planar semiconductor
device fabrication method 100 begins by etching (110) trenches into a bulk substrate. The etching may be executed by several existing material etching processes, including reactive-ion etching. - Multiple fins can be created on the same substrate by filling (120) the trenches with an insulator material. The insulator material in the trenches may be SiO2. The SiO2 may act as an isolation pillar between fins on the non-planar semiconductor.
- Gaps between the isolation pillars may be formed by etching (130) the bulk substrate that remains between the isolation pillars. The base of the fin is formed by growing (140) an engineered lattice epitaxial oxide layer between the isolation pillars. Through the use of aspect ratio trapping the oxide layer may prevent or reduce current leakage through the semiconductor device. The height of the oxide layer is controlled by etching (150) the oxide layer to a point below the top of the isolation pillars.
- The source and/or drain of the non-planar semiconductor is created by epitaxially growing (160) semiconductor fins on the oxide layer, between the isolation pillars. By etching (170) the isolation pillars, the upper portion of the fin is exposed. The method may proceed by continuing (180) with a standard CMOS process flow, including implementing a gate over the semiconductor fins.
- The method as described above may be used in the fabrication of integrated circuit chips, for example those depicted in
FIGS. 2-4 . -
FIGS. 2A-I depict a cross-sectional view andFIG. 2J depicts a top-down view of one embodiment of a non-planar semiconductor device at various stages of the non-planar semiconductordevice fabrication method 100. The depicted embodiment of thenon-planar semiconductor device 200 includesbulk substrate 210,trenches 215,isolation pillars 220, lattice engineeredepitaxial oxide 230,fins 240,gate 250, and bottom aspect-ratio-trapped (ART) semiconductor layer 235 (as shown inFIG. 4 ). The depicted sequence shows the fabrication of a non-planar semiconductor device with aspect ratio trapping. - In the depicted embodiment, as shown in
FIG. 2A , the fabrication process begins with abulk substrate 210. In the depicted embodiment, thebulk substrate 210 is comprised of silicon; however,bulk substrate 210 can also be comprised of Ge, InP, or other similar materials. The thickness ofbulk substrate 210 can vary from about 0.5-1.5 mm. - As shown in
FIG. 2B ,trenches 215 can be etched into thebulk substrate 210 using a reactive ion etching process. A hard mask is placed over portions of thebulk substrate 210, which shield the covered portion from the etching process. The hard mask may be made of nitrides, oxides, oxinitrides, or a combination of these materials. The masks may be placed such that thetrenches 215 are 5 nm to 40 nm in width. The depth of thetrench 215 is adjusted by controlling the etching time of the etch materials on thebulk substrate 210. In one embodiment, the depth of thetrench 215 is between 50 nm and 200 nm. Due to natural variances in etching speed, the depth of eachtrench 215 may vary by several nanometers. - In one embodiment, as shown in
FIG. 2C , thetrenches 215 may be filled with an insulating material including SiO2. The use of the insulation material is to create shallow trench isolation. The insulation material may prevent or reduce electrical current leakage betweenfins 240, whenfinFET device 200 comprises a plurality of fins. The insulating material may be deposited using plasma enhanced chemical vapor deposition, low-temperature chemical vapor deposition, high-temperature chemical vapor deposition, flowable oxide or other similar deposition methods. - The hard masks placed over
bulk substrate 210 may be removed using processes known to those skilled in the art. Thebulk substrate 210 may then be etched, using a reactive ion or wet etch process, to create gaps between each of theisolation pillars 220. The etching process is selective, such that theisolation pillars 220 are not adversely affected by the process. The depth of thebulk substrate 210 etch may be adjusted by controlling the contact time of the etch materials on thebulk substrate 210. Due to natural variances in etching speed, the height of gaps may vary by several nanometers. One embodiment of the selective etch is shown inFIG. 2D ; while the height of each isolation pillar and each gap is uniform in the depicted figure, there is no requirement that the depth of thetrenches 215 or gaps be precisely uniform. - The width and depth of the gaps may be selected to substantially eliminate or reduce defects in the
oxide layer 230—orsemiconductor layer 235 as described below—caused by lattice mismatch between thebulk substrate 210 and epitaxial growth of theoxide layer 230. For example, a statistical analysis or predictive model—where the defect rate is a function of the aspect ratio—can be utilized to determine an aspect ratio that will trap defects in the oxide layer at a desired distance from the top of the layer. The desired distance may be one where the current leakage from thefin 240 to theoxide layer 230 is substantially eliminated or reduced. Defects in theoxide layer 230 can increase current leakage into thebulk substrate 210. By minimizing the number of defects inoxide layer 230, the current leakage across thenon-planar semiconductor device 200 can be minimized. - As shown in
FIG. 2E , anoxide layer 230 is formed above thebulk substrate 210 between theisolation pillars 220. Theoxide layer 230 may be a lattice engineered epitaxial oxide. Theoxide layer 230 may been engineered such that minimal lattice mismatch occurs in the epitaxial growth due to the aspect ratio of the gap, decreasing the number of defects created during epitaxial growth. The greatest number of defects may occur where thebulk substrate 210 andoxide layer 230 meet; i.e. the defects that do occur during the epitaxial growth of theoxide layer 230 will tend to be trapped toward the bottom, nearest thebulk substrate 210. Trapping the defects at the bottom of theoxide layer 230 further decreases current leakage acrossnon-planar semiconductor device 200. Theoxide layer 230 may be made of a material such as La1-xYxOy; for example, in one embodiment the chemical formula for theoxide layer 230 is (La1-xYx)2O3. However, theoxide layer 230 may be made of several rare-earth oxides including Y2O3, Pr2O3, or CeO2. - The
oxide layer 230 may undergo chemical mechanical polishing (CMP), to smooth the upper portion of the layer and minimize height differentials between sections of the layer. The CMP process may be followed by etching theoxide layer 230. In one embodiment, as shown inFIG. 2F , theoxide layer 230 is etched such that the height of theisolation pillars 220 is greater than the height of theoxide layer 230. A wet or dry etching process may be used, and is time controlled. As depicted, etching theoxide layer 230 may leave spaces between the upper portions of theisolation pillars 220. - In another embodiment, a
semiconductor layer 235 is grown on thebulk substrate 210 prior to the growth of theoxide layer 230.Semiconductor layer 235 may also undergo aspect ratio trapping, to minimize defects in the lattice. The semiconductor layer may be grown through epitaxy and may be made of SiGe, Ge, or any other III-V materials. AfinFET device 200 that includessemiconductor layer 235 is depicted inFIG. 4 . In an embodiment that includes thesemiconductor layer 235, thesemiconductor layer 235 may undergo a CMP process and an etching process. Etching thesemiconductor layer 235 may leave cavities between the upper portions of theisolation pillars 220. The process may then continue as described, with the growth of theoxide layer 230. - A
fin 240 may be formed on theoxide layer 230, as shown inFIG. 2G . Thefins 240 may be made of Ge, strained-Si, or other III-V materials. The fins may be grown epitaxially from theoxide layer 230, to form a crystalline structure. - The
isolation pillars 220 may be etched, as shown inFIG. 2H , to reveal at least the upper portion of thefin 240. While the depicted embodiment shows all of the isolation pillars at the same height, theisolation pillar 220 may be etched to a point below, in-line, or above the top ofoxide layer 230; however, for best results, the etch should not reach the defects in theoxide layer 230. - Once the
fins 240 are created, the process can continue with standard CMOS flow. Agate 250 can be created using either a gate first or gate last method. A front view of thefinFET device 200 including a gate is depicted inFIG. 2I ; whereas, a top view of thefinFET device 200 with a gate is depicted inFIG. 2J . -
FIG. 3 depicts a perspective view of thenon-planar semiconductor device 200. Additionally, a second embodiment of thenon-planar semiconductor device 200 that includes thesemiconductor layer 235, is depicted inFIG. 4 . As discussed above, a gate may be added to thenon-planar semiconductor device 200 after the non-planar semiconductordevice fabrication method 100 is completed. - In certain embodiments, the method as described above is used in the fabrication of integrated circuit chips. The fabrication steps described above may be included on a semiconductor substrate consisting of many devices and one or more wiring levels to form an integrated circuit chip.
- The resulting integrated circuit chip(s) can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case, the chip may be mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case, the chip may be then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- It should be noted that this description is not intended to limit the invention. On the contrary, the embodiments presented are intended to cover some of the alternatives, modifications, and equivalents, which are included in the spirit and scope of the invention as defined by the appended claims. Further, in the detailed description of the disclosed embodiments, numerous specific details are set forth in order to provide a comprehensive understanding of the claimed invention. However, one skilled in the art would understand that various embodiments may be practiced without such specific details.
- Although the features and elements of the embodiments disclosed herein are described in particular combinations, each feature or element can be used alone without the other features and elements of the embodiments, or in various combinations with or without other features and elements. This written description uses examples of the subject matter disclosed to enable any person skilled in the art to practice the same, including making and using any devices or systems and performing any incorporated methods. The patentable scope of the subject matter is defined by the claims, and may include other examples that occur to those skilled in the art. Such other examples are intended to be within the scope of the claims.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/533,360 US9349594B1 (en) | 2014-11-05 | 2014-11-05 | Non-planar semiconductor device with aspect ratio trapping |
US15/066,103 US9419074B2 (en) | 2014-11-05 | 2016-03-10 | Non-planar semiconductor device with aspect ratio trapping |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/533,360 US9349594B1 (en) | 2014-11-05 | 2014-11-05 | Non-planar semiconductor device with aspect ratio trapping |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/066,103 Continuation US9419074B2 (en) | 2014-11-05 | 2016-03-10 | Non-planar semiconductor device with aspect ratio trapping |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160126086A1 true US20160126086A1 (en) | 2016-05-05 |
US9349594B1 US9349594B1 (en) | 2016-05-24 |
Family
ID=55853455
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/533,360 Active US9349594B1 (en) | 2014-11-05 | 2014-11-05 | Non-planar semiconductor device with aspect ratio trapping |
US15/066,103 Active US9419074B2 (en) | 2014-11-05 | 2016-03-10 | Non-planar semiconductor device with aspect ratio trapping |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/066,103 Active US9419074B2 (en) | 2014-11-05 | 2016-03-10 | Non-planar semiconductor device with aspect ratio trapping |
Country Status (1)
Country | Link |
---|---|
US (2) | US9349594B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170117414A1 (en) * | 2015-10-26 | 2017-04-27 | United Microelectronics Corp. | Semiconductor structure and manufacturing method thereof |
US10600914B2 (en) | 2018-01-12 | 2020-03-24 | Globalfoundries Inc. | Isolation pillar first gate structures and methods of forming same |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3238264A4 (en) * | 2014-12-23 | 2018-08-22 | Intel Corporation | Apparatus and methods of forming fin structures with sidewall liner |
US9293374B1 (en) * | 2015-06-12 | 2016-03-22 | International Business Machines Corporation | Self-aligned low defect segmented III-V finFET |
US9947793B1 (en) | 2017-02-08 | 2018-04-17 | Globalfoundries Inc. | Vertical pillar-type field effect transistor and method |
TWI760540B (en) * | 2017-08-13 | 2022-04-11 | 美商應用材料股份有限公司 | Self-aligned high aspect ratio structures and methods of making |
EP3738152A4 (en) * | 2018-01-12 | 2021-08-11 | INTEL Corporation | Non-planar semiconductor device including a replacement channel structure |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2005065357A2 (en) * | 2003-12-29 | 2005-07-21 | Translucent, Inc. | Rare earth-oxides, rare-earth-nitrides, rare earth-phosphides and ternary alloys with silicon |
US8324660B2 (en) | 2005-05-17 | 2012-12-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication |
US8173551B2 (en) | 2006-09-07 | 2012-05-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Defect reduction using aspect ratio trapping |
US20080070355A1 (en) | 2006-09-18 | 2008-03-20 | Amberwave Systems Corporation | Aspect ratio trapping for mixed signal applications |
US7799592B2 (en) | 2006-09-27 | 2010-09-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Tri-gate field-effect transistors formed by aspect ratio trapping |
US8030718B2 (en) * | 2008-09-12 | 2011-10-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Local charge and work function engineering on MOSFET |
US20100072515A1 (en) | 2008-09-19 | 2010-03-25 | Amberwave Systems Corporation | Fabrication and structures of crystalline material |
EP2423951B1 (en) | 2010-08-05 | 2016-07-20 | Imec | Antiphase domain boundary-free III-V compound semiconductor material on semiconductor substrate and method for manufacturing thereof |
US8624326B2 (en) * | 2011-10-20 | 2014-01-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET device and method of manufacturing same |
-
2014
- 2014-11-05 US US14/533,360 patent/US9349594B1/en active Active
-
2016
- 2016-03-10 US US15/066,103 patent/US9419074B2/en active Active
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170117414A1 (en) * | 2015-10-26 | 2017-04-27 | United Microelectronics Corp. | Semiconductor structure and manufacturing method thereof |
US10497797B2 (en) * | 2015-10-26 | 2019-12-03 | United Microelectronics Corp. | Semiconductor structure and manufacturing method thereof |
US10600914B2 (en) | 2018-01-12 | 2020-03-24 | Globalfoundries Inc. | Isolation pillar first gate structures and methods of forming same |
TWI697038B (en) * | 2018-01-12 | 2020-06-21 | 美商格芯(美國)集成電路科技有限公司 | Isolation pillar first gate structures and methods of forming same |
Also Published As
Publication number | Publication date |
---|---|
US9349594B1 (en) | 2016-05-24 |
US20160190238A1 (en) | 2016-06-30 |
US9419074B2 (en) | 2016-08-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9349594B1 (en) | Non-planar semiconductor device with aspect ratio trapping | |
CN103367441B (en) | There is MOSFET of unsettled raceway groove and forming method thereof | |
US8987835B2 (en) | FinFET with a buried semiconductor material between two fins | |
US10811318B2 (en) | FIN field effect transistor (FinFET) device structure with dummy FIN structure | |
US9954104B2 (en) | Multiwidth finFET with channel cladding | |
CN102446972A (en) | Transistor having notched fin structure and method of making the same | |
CN108431953A (en) | Vertical transistor manufactures and device | |
US9337306B2 (en) | Multi-phase source/drain/gate spacer-epi formation | |
US9312258B2 (en) | Strained silicon structure | |
US9515089B1 (en) | Bulk fin formation with vertical fin sidewall profile | |
US8431460B2 (en) | Method for fabricating semiconductor device | |
CN102881591B (en) | The manufacture method of semiconductor device | |
JP2011066414A (en) | High-quality hetero-epitaxy by using nano-scale epitaxy technology | |
CN107634092B (en) | Germanium-silicon source and drain and preparation method thereof | |
US20170117194A1 (en) | Aspect ratio for semiconductor on insulator | |
CN103189985A (en) | Asymmetric hetero-structure FET and method of manufacture | |
US20130302954A1 (en) | Methods of forming fins for a finfet device without performing a cmp process | |
US9536986B2 (en) | Enriched, high mobility strained fin having bottom dielectric isolation | |
CN108091611A (en) | Semiconductor device and its manufacturing method | |
US20190326289A1 (en) | Structure and method for equal substrate to channel height between n and p fin-fets | |
CN105336614B (en) | Semiconductor devices and its manufacturing method | |
TW201631769A (en) | Prevention of subchannel leakage current | |
US9024391B2 (en) | Semiconductor structure having stressor | |
TWI694500B (en) | Methods, apparatus and system for forming sigma shaped source/drain lattice | |
TW201338051A (en) | Semiconductor device and method for fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHENG, KANGGUO;HASHEMI, POUYA;KHAKIFIROOZ, ALI;AND OTHERS;SIGNING DATES FROM 20141031 TO 20141104;REEL/FRAME:034107/0295 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |