US20160118323A1 - Package structure and fabrication method thereof - Google Patents

Package structure and fabrication method thereof Download PDF

Info

Publication number
US20160118323A1
US20160118323A1 US14/833,103 US201514833103A US2016118323A1 US 20160118323 A1 US20160118323 A1 US 20160118323A1 US 201514833103 A US201514833103 A US 201514833103A US 2016118323 A1 US2016118323 A1 US 2016118323A1
Authority
US
United States
Prior art keywords
insulating layer
dielectric body
layer
package structure
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/833,103
Inventor
Yu-Cheng Pai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siliconware Precision Industries Co Ltd
Original Assignee
Siliconware Precision Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siliconware Precision Industries Co Ltd filed Critical Siliconware Precision Industries Co Ltd
Assigned to SILICONWARE PRECISION INDUSTRIES CO., LTD. reassignment SILICONWARE PRECISION INDUSTRIES CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PAI, YU-CHENG
Publication of US20160118323A1 publication Critical patent/US20160118323A1/en
Priority to US15/440,390 priority Critical patent/US10147615B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3178—Coating or filling in grooves made in the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H01L23/49894—Materials of the insulating layers or coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/1401—Structure
    • H01L2224/1403—Bump connectors having different sizes, e.g. different diameters, heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Abstract

A method for fabricating a package structure is provided, which includes the steps of: forming a first insulating layer on a carrier; forming a dielectric body on the first insulating layer, wherein the dielectric body has a first surface formed on the first insulating layer and a second surface opposite to the first surface, and a circuit layer and a plurality of conductive posts formed on the circuit layer are embedded in the dielectric body; forming a second insulating layer on the second surface of the dielectric body, wherein the glass transition temperature of the first insulating layer and/or the second insulating layer is greater than 250° C.; and removing the carrier. Since the glass transition temperature of the first or second insulating layer is greater than that of the dielectric body, the package structure has a preferred strength to avoid warping, thereby dispensing with a support member.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to package structures and fabrication methods thereof, and more particularly, to a carrier-free package structure and a fabrication method thereof.
  • 2. Description of Related Art
  • Along with the rapid development of electronic industries, many high-end electronic products are developed toward the trend of high integration. Accordingly, various chip packaging technologies are developed and chip packaging sizes are continuously reduced to meet the miniaturization requirement of semiconductor packages.
  • FIGS. 1A to 1F are schematic cross-sectional views showing a method for fabricating a package structure according to the prior art.
  • Referring to FIG. 1A, a circuit layer 11 is formed on a carrier 10.
  • Then, referring to FIG. 1B, a plurality of conductive posts 13 are formed on a portion of the circuit layer 11.
  • Thereafter, referring to FIG. 1C, a dielectric body 12 is formed on the carrier 10 to embed the conductive posts 13 and the circuit layer 11 therein. The dielectric body 12 has a first surface 12 a formed on the carrier 10 and a second surface 12 b opposite to the first surface 12 a.
  • Referring to FIG. 1D, the carrier 10 is partially removed. As such, the remaining portion of the carrier 10 forms a carrier 10′. Further, a semiconductor element 40 is disposed on the first surface 12 a of the dielectric body 12.
  • Referring to FIGS. 1E and 1F, a mold 90 is disposed on the carrier 10′ and thus a receiving space 900 is formed between the first surface 12 a of the dielectric body 12 and the mold 90. Then, an encapsulant 42 is injected into the receiving space 900. As such, a package structure 1 is formed, as shown in FIG. 1E
  • In the above-described method, the carrier 10′ supports the overall structure so as to prevent warping of the package structure during high temperature processes. However, limited by current processing methods, the carrier 10′, such as a steel board, has a minimum thickness of 200 um. As such, even if the mold cavity of the mold 90 is flush with the carrier 10′, as shown in FIG. 1E′, the thickness h1 of the encapsulant 42 is still limited by the minimum thickness of the carrier 10′ of 200 um. Therefore, the thickness of the overall package structure is difficult to be reduced and consequently the package structure cannot meet the miniaturization requirement of electronic products.
  • Therefore, there is a need to provide a package structure and a fabrication method thereof so as to overcome the above-described drawbacks.
    • SUMMARY OF THE INVENTION
  • In view of the above-described drawbacks, the present invention provides a method for fabricating a package structure, which comprises the steps of: forming a first insulating layer on a carrier; forming a dielectric body on the first insulating layer, wherein the dielectric body has a first surface coupled to the first insulating layer and a second surface opposite to the first surface, and a circuit layer and a plurality of conductive posts formed on the circuit layer are embedded in the dielectric body; forming a second insulating layer on the second surface of the dielectric body, wherein the glass transition temperature of the first insulating layer and/or the second insulating layer is greater than 250° C.; and removing the carrier.
  • The present invention further provides a package structure, which comprises: a dielectric body having opposite first and second surfaces; a circuit layer embedded in the dielectric body; a plurality of conductive posts formed on the circuit layer and embedded in the dielectric body; a first insulating layer formed on the first surface of the dielectric body; and a second insulating layer formed on the second surface of the dielectric body, wherein the glass transition temperature of the first insulating layer and/or the second insulating layer is greater than 250° C.
  • In the above-described structure and method, the conductive posts can be exposed from the second surface of the dielectric body. Further, the first insulating layer can have a plurality of first openings for exposing the circuit layer, and the second insulating layer can have a plurality of second openings for exposing the conductive posts. Furthermore, a plurality of conductive bumps can be formed on the circuit layer exposed from the first openings of the first insulating layer. In an embodiment, the conductive bumps have a height of 50 um.
  • The above-described structure and method can further comprise disposing a semiconductor element on the first insulating layer, wherein the semiconductor element is electrically connected to the circuit layer. Further, an encapsulant can be formed on the first insulating layer to encapsulate the semiconductor element.
  • In the above-described structure and method, the encapsulant can have a thickness between 20 and 180 um.
  • In the above-described structure and method, the thickness of the first insulating layer or the second insulating layer can be between 1 and 20 um.
  • In the above-described structure and method, the glass transition temperature of the first insulating layer and/or the second insulating layer can be greater than 400° C.
  • In the above-described structure and method, the first insulating layer and/or the second insulating layer can be made of polyimide, (PI), polyamide-imide (PAI) or polybenzimidazole (PBI).
  • Since the first insulating layer and/or the second insulating layer have a high glass transition temperature, the package structure has a preferred strength to avoid warping. Therefore, the final package structure does not need the carrier for support.
  • Further, the first insulating layer and the second insulating layer can be used for circuit protection without increasing the thickness of the overall package structure. As such, after the semiconductor element is disposed on the first insulating layer, the encapsulant encapsulating the semiconductor element has a thickness less than 200 um. Therefore, the package structure has a reduced thickness and is applicable in thin electronic products.
    • BRIEF DESCRIPTION OF DRAWINGS
  • FIGS. 1A to 1F are schematic cross-sectional views showing a method for fabricating a package structure according to the prior art, wherein FIG. 1E′ shows another embodiment of FIG. 1E; and
  • FIGS. 2A to 2E″ are schematic cross-sectional views showing a method for fabricating a package structure according to the present invention, wherein FIG. 2A′ shows another embodiment of FIGS. 2A, FIG. 2B′ shows another embodiment of FIG. 2B, FIG. 2D′ shows another embodiment of FIG. 2D, and FIGS. 2E′ and 2E″ show other embodiments of FIG. 2E.
    •  DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
  • The following illustrative embodiments are provided to illustrate the disclosure of the present invention, these and other advantages and effects can be apparent to those in the art after reading this specification.
  • It should be noted that all the drawings are not intended to limit the present invention. Various modifications and variations can be made without departing from the spirit of the present invention. Further, terms such as “first”, “second”, “on”, “a” etc. are merely for illustrative purposes and should not be construed to limit the scope of the present invention.
  • FIGS. 2A to 2E are schematic cross-sectional views showing a method for fabricating a package structure according to the present invention.
  • Referring to FIG. 2A, a first insulating layer 30 is formed on a carrier 20.
  • In the present embodiment, the carrier 20 is, for example, a steel board, a silicon board or a glass board and has a metal layer, such as copper, thereon.
  • The glass transition temperature of the first insulating layer 30 is greater than 250° C., preferably greater than 400° C.
  • Further, the first insulating layer 30 is made of polyimide (PI), polyamide-imide (PAI) or polybenzimidazole (PBI).
  • In an embodiment, referring to FIG. 2A′, a seed layer 21 is further formed on the first insulating layer 30 for a subsequent electroplating process. The seed layer 21 can be made of any metal material that can be patterned through etching.
  • Referring to FIG. 2B, a dielectric body 32 is formed on the first insulating layer 30. The dielectric body 32 has a first surface 32 a coupled to the first insulating layer 30 and a second surface 32 b opposite to the first surface 32 a. A circuit layer 31 and a plurality of conductive posts 33 formed on the circuit layer 31 are embedded in the dielectric body 32. The conductive posts 33 have end surfaces 33 a exposed from the second surface 32 b of the dielectric body 32.
  • In the present embodiment, the circuit layer 31 is formed on the first insulating layer 30 and the conductive posts 33 are formed on a portion of the circuit layer 31. Then, a dielectric material is formed on the first insulating layer 30 to form the dielectric body 32 encapsulating the circuit layer 31 and the conductive posts 33. But it should be noted that there is no special limitation on the order of formation of the dielectric body 32, the circuit layer 31 and the conductive posts 33.
  • The dielectric body 32 can be made of, but not limited to, a molding compound material, a prepreg material or a photo-dielectric material. In another embodiment, the dielectric body 32 is made of the same material as the first insulating layer 30.
  • The conductive posts 33 can have a circular cylindrical shape, an elliptical cylindrical shape or a polygonal cylindrical shape.
  • In another embodiment, referring to FIG. 2B′, which is continued from FIG. 2A′, the circuit layer 31 is formed on the seed layer 21.
  • Referring to FIG. 2C, a second insulating layer 34 is formed on the second surface 32 b of the dielectric body 32.
  • In the present embodiment, the glass transition temperature of the second insulating layer 34 is greater than 250° C., preferably greater than 400° C.
  • The second insulating layer 34 can be made of polyimide (PI), polyamide-imide (PAI) or polybenzimidazole (PBI).
  • Referring to FIG. 2D, which is continued from FIG. 2C, the carrier 20 is removed, thereby exposing the first insulating layer 30. Then, a plurality of first openings 30 a are formed in the first insulating layer 30, for exposing the circuit layer 31. A plurality of second openings 34 a are formed in the second insulating layer 34, for exposing the conductive posts 33. Thereafter, a singulation process is performed. As such, a package structure 3 is formed.
  • In the present embodiment, a surface processing layer 37 is formed on the circuit layer 31 and a surface processing layer 37′ is formed on the conductive posts 33. The surface processing layer 37, 37′ can be made of an alloy of nickel, palladium and gold or an organic solderability preservative (OSP).
  • In another embodiment, referring to FIG. 2D′, which is continued from FIG. 2B′, the surface processing layer 37 is formed on the seed layer 21. As such, a package structure 3′ is formed.
  • According to the present invention, since the glass transition temperature of the first insulating layer 30 and/or the second insulating layer 34 is greater than 250° C., the first insulating layer 30 and/or the second insulating layer 34 cause the package structure 3 to have a preferred strength to avoid cracking or warping during high temperature processes. Therefore, the carrier 20 is removed and not used for support in subsequent processes.
  • Thereafter, referring to FIG. 2E, a semiconductor element 40 is disposed on the first insulating layer 30 and electrically connected to the circuit layer 31. Then, an encapsulant 42 is formed on the first insulating layer 30 to encapsulate the semiconductor element 40. In particular, a plurality of conductive bumps 41, made of such as a solder material, are formed on the circuit layer 31 exposed from the first openings 30 a of the first insulating layer 30, and the semiconductor element 40 is electrically connected to the circuit layer 31 through the conductive bumps 41. As such, a package structure 4 is formed.
  • In the present embodiment, the glass transition temperature of the encapsulant 42 is less than the glass transition temperature of the first insulating layer 30 or the second insulating layer 34.
  • FIG. 2E′ is continued from FIG. 2D′. Referring to FIG. 2E′, a package structure 4′ is formed.
  • In an embodiment, referring to FIG. 2E″, each of the conductive bumps 41′ has copper pillar and a solder material formed on the copper pillar, and a package structure 4″ is formed.
  • Further, the thickness h2 of the encapsulant 42 is between 20 and 180 um, and the height t of the conductive bumps 41 is 50 um.
  • In the package structure 4, 4′, 4″, since the glass transition temperature of the first insulating layer 30 and/or the second insulating layer 34 is greater than 250° C., the carrier 20 can be removed. Therefore, the thickness h2 of the encapsulant 42 is between 20 and 180 um.
  • The present invention provides a package structure 3, 3′, 4, 4′, 4″, which has: a dielectric body 32 having opposite first and second surfaces 32 a, 32 b; a circuit layer 31 embedded in the dielectric body 32; a plurality of conductive posts 33 formed on the circuit layer 31 and embedded in the dielectric body 32; a first insulating layer 30 formed on the first surface 32 a of the dielectric body 32; and a second insulating layer 34 formed on the second surface 32 b of the dielectric body 32, wherein the glass transition temperature of the first insulating layer 30 and/or the second insulating layer 34 is greater than 250° C. The thickness of the first insulating layer 30 and/or the second insulating layer 34 can be between 1 and 20 um.
  • In an embodiment, the conductive posts 33 are exposed from the second surface 32 b of the dielectric body 32. The first insulating layer 30 can have a plurality of first openings 30 a for exposing the circuit layer 31, and the second insulating layer 34 can have a plurality of second openings 34 a for exposing the conductive posts 33. The package structure can further have a plurality of conductive bumps 41, 41′ formed on the circuit layer 31 exposed from the first openings 30 a of the first insulating layer 30. The height t of the conductive bumps 41, 41′ can be 50 um.
  • In an embodiment, the package structure further has a semiconductor element 40 disposed on the first insulating layer 30 and electrically connected to the circuit layer 31, and an encapsulant 42 formed on the first insulating layer 30 for encapsulating the semiconductor element 40. The thickness h2 of the encapsulant is between 20 and 180 um.
  • In an embodiment, the glass transition temperature of the first insulating layer 30 and/or the second insulating layer 34 is greater than 400° C.
  • In an embodiment, the first insulating layer 30 and/or the second insulating layer 34 are made of polyimide, (PI), polyamide-imide (PAI) or polybenzimidazole (PBI).
  • According to the present invention, since the first insulating layer and/or the second insulating layer have a high glass transition temperature, the package structure has a preferred strength to avoid warping. Therefore, the final package structure does not need the carrier for support.
  • Further, during a high-temperature and long-time reflow process, for example, an infrared (IR) reflow process, the first insulating layer and/or the second insulating layer are not easy to soften or displace and has little deformation. Therefore, compared with the prior art, the package structure of the present invention achieves a higher alignment accuracy.
  • Furthermore, the first insulating layer and the second insulating layer can be used for circuit protection without increasing the thickness of the overall package structure. As such, after the semiconductor element is disposed on the first insulating layer, the encapsulant encapsulating the semiconductor element has a thickness less than 200 um. Therefore, the package structure has a reduced thickness and is applicable in thin electronic products.
  • The above-described descriptions of the detailed embodiments are only to illustrate the preferred implementation according to the present invention, and it is not to limit the scope of the present invention. Accordingly, all modifications and variations completed by those with ordinary skill in the art should fall within the scope of present invention defined by the appended claims.

Claims (22)

What is claimed is:
1. A method for fabricating a package structure, comprising the steps of:
forming a first insulating layer on a carrier;
forming a dielectric body on the first insulating layer, wherein the dielectric body has a first surface coupled to the first insulating layer and a second surface opposite to the first surface, and a circuit layer and a plurality of conductive posts formed on the circuit layer are embedded in the dielectric body;
forming a second insulating layer on the second surface of the dielectric body, wherein a glass transition temperature of the first insulating layer and/or the second insulating layer is greater than 250° C.; and
removing the carrier.
2. The method of claim 1, wherein the conductive posts are exposed from the second surface of the dielectric body.
3. The method of claim 2, further comprising forming in the first insulating layer a plurality of first openings for exposing the circuit layer, and forming in the second insulating layer a plurality of second openings for exposing the conductive posts.
4. The method of claim 3, further comprising forming a plurality of conductive bumps on the circuit layer exposed from the first openings of the first insulating layer.
5. The method of claim 4, wherein the conductive bumps is 50 um in height.
6. The method of claim 1, further comprising disposing a semiconductor element on the first insulating layer, wherein the semiconductor element is electrically connected to the circuit layer.
7. The method of claim 6, further comprising forming an encapsulant on the first insulating layer to encapsulate the semiconductor element.
8. The method of claim 7, wherein the encapsulant has a thickness between 20 and 180 um.
9. The method of claim 1, wherein a thickness of the first insulating layer or the second insulating layer is between 1 and 20 um.
10. The method of claim 1, wherein the glass transition temperature of the first insulating layer and/or the second insulating layer is greater than 400° C.
11. The method of claim 1, wherein the first insulating layer and/or the second insulating layer are made of polyimide, (PI), polyamide-imide (PAI) or polybenzimidazole (PBI).
12. A package structure, comprising:
a dielectric body having opposite first and second surfaces;
a circuit layer embedded in the dielectric body;
a plurality of conductive posts formed on the circuit layer and embedded in the dielectric body;
a first insulating layer formed on the first surface of the dielectric body; and
a second insulating layer formed on the second surface of the dielectric body,
wherein a glass transition temperature of the first insulating layer and/or the second insulating layer is greater than 250° C.
13. The structure of claim 12, wherein the conductive posts are exposed from the second surface of the dielectric body.
14. The structure of claim 13, wherein the first insulating layer has a plurality of first openings for exposing the circuit layer, and the second insulating layer has a plurality of second openings for exposing the conductive posts.
15. The structure of claim 14, further comprising a plurality of conductive bumps formed on the circuit layer exposed from the first openings of the first insulating layer.
16. The structure of claim 15, wherein the conductive bumps is 50 um in height.
17. The structure of claim 12, further comprising a semiconductor element disposed on the first insulating layer and electrically connected to the circuit layer.
18. The structure of claim 17, further comprising an encapsulant formed on the first insulating layer for encapsulating the semiconductor element.
19. The structure of claim 18, wherein the encapsulant has a thickness between 20 and 180 um.
20. The structure of claim 12, wherein a thickness of the first insulating layer or the second insulating layer is between 1 and 20 um.
21. The structure of claim 12, wherein the glass transition temperature of the first insulating layer and/or the second insulating layer is greater than 400° C.
22. The structure of claim 12, wherein the first insulating layer and/or the second insulating layer are made of polyimide, (PI), polyamide-imide (PAI) or polybenzimidazole (PBI).
US14/833,103 2014-10-22 2015-08-23 Package structure and fabrication method thereof Abandoned US20160118323A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/440,390 US10147615B2 (en) 2014-10-22 2017-02-23 Fabrication method of package structure

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW103136417A TWI559829B (en) 2014-10-22 2014-10-22 Package structure and method of fabricating the same
TW103136417 2014-10-22

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US15/440,390 Division US10147615B2 (en) 2014-10-22 2017-02-23 Fabrication method of package structure

Publications (1)

Publication Number Publication Date
US20160118323A1 true US20160118323A1 (en) 2016-04-28

Family

ID=55792580

Family Applications (2)

Application Number Title Priority Date Filing Date
US14/833,103 Abandoned US20160118323A1 (en) 2014-10-22 2015-08-23 Package structure and fabrication method thereof
US15/440,390 Active US10147615B2 (en) 2014-10-22 2017-02-23 Fabrication method of package structure

Family Applications After (1)

Application Number Title Priority Date Filing Date
US15/440,390 Active US10147615B2 (en) 2014-10-22 2017-02-23 Fabrication method of package structure

Country Status (3)

Country Link
US (2) US20160118323A1 (en)
CN (1) CN105633052B (en)
TW (1) TWI559829B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140357075A1 (en) * 2008-06-02 2014-12-04 Thorsten Meyer Semiconductor device
US20210408354A1 (en) * 2020-06-29 2021-12-30 Nec Corporation Quantum device
US20220165632A1 (en) * 2019-08-08 2022-05-26 Xiamen Sky Semiconductor Technology Co. Ltd. Three-dimensional packaging structure and method for fan-out of bonding wall of device

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN206584922U (en) * 2017-03-16 2017-10-24 江阴芯智联电子科技有限公司 It is pre-packaged without wire electrodepositable lead-frame packages structure

Citations (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040262777A1 (en) * 2002-10-11 2004-12-30 Tessera, Inc. Components, methods and assemblies for multi-chip packages
US20060043570A1 (en) * 2004-08-25 2006-03-02 Shigetsugu Muramatsu Substrate, semiconductor device, substrate fabricating method, and semiconductor device fabricating method
US20060160346A1 (en) * 2005-01-19 2006-07-20 Intel Corporation Substrate bump formation
US20070037377A1 (en) * 2005-08-15 2007-02-15 Enthone Inc. Tin-silver solder bumping in electronics manufacture
US20070096291A1 (en) * 2005-10-27 2007-05-03 Takeshi Kawabata Stacked semiconductor device and lower module of stacked semiconductor device
US20070268675A1 (en) * 2006-05-22 2007-11-22 Hitachi Cable Ltd. Electronic device substrate, electronic device and methods for fabricating the same
US20090001599A1 (en) * 2007-06-28 2009-01-01 Spansion Llc Die attachment, die stacking, and wire embedding using film
US7851269B2 (en) * 2009-02-19 2010-12-14 Intel Corporation Method of stiffening coreless package substrate
US20110024172A1 (en) * 2008-03-31 2011-02-03 Sumitomo Bakelite Co., Ltd. Multilayer circuit board, insulating sheet, and semiconductor package using multilayer circuit board
US20110049710A1 (en) * 2009-08-28 2011-03-03 Huahung Kao Interconnect layouts for electronic assemblies
US20110215464A1 (en) * 2009-12-29 2011-09-08 Intel Corporation Semiconductor package with embedded die and its methods of fabrication
US8127979B1 (en) * 2010-09-25 2012-03-06 Intel Corporation Electrolytic depositon and via filling in coreless substrate processing
US20120326300A1 (en) * 2011-06-24 2012-12-27 National Semiconductor Corporation Low profile package and method
US20130008706A1 (en) * 2011-07-08 2013-01-10 Unimicron Technology Corporation Coreless packaging substrate and method of fabricating the same
US20130009306A1 (en) * 2011-07-08 2013-01-10 Unimicron Technology Corporation Packaging substrate and fabrication method thereof
US20140117538A1 (en) * 2012-10-30 2014-05-01 Siliconware Precision Industries Co., Ltd. Package structure and fabrication method thereof
US20140117552A1 (en) * 2012-10-31 2014-05-01 Zhiguo Qian X-line routing for dense multi-chip-package interconnects
US20140299999A1 (en) * 2013-04-09 2014-10-09 Chuan Hu Integrated circuit package assemblies including a glass solder mask layer
US20150219990A1 (en) * 2014-01-31 2015-08-06 Fujifilm Electronic Materials U.S.A., Inc. Novel Polyimide Compositions
US20150228556A1 (en) * 2014-02-13 2015-08-13 Qualcomm Incorporated Integrated device comprising via with side barrier layer traversing encapsulation layer
US20150228506A1 (en) * 2014-02-07 2015-08-13 Altera Corporation Methods for packaging integrated circuits
US20150279771A1 (en) * 2014-03-31 2015-10-01 Chipmos Technologies Inc. Semiconductor package and manufacturing method thereof
US20150303138A1 (en) * 2014-04-22 2015-10-22 Siliconware Precision Industries Co., Ltd. Semiconductor interposer and package structure having the same
US20150303148A1 (en) * 2014-04-16 2015-10-22 Qualcomm Incorporated Die package comprising die-to-wire connector and a wire-to-die connector configured to couple to a die package
US20150348929A1 (en) * 2014-05-27 2015-12-03 Siliconware Precision Industries Co., Ltd. Package structure and fabrication method thereof
US20150361264A1 (en) * 2014-06-12 2015-12-17 E I Du Pont De Nemours And Company Light emitting diode assembly and thermal control blanket and methods relating thereto
US20160056100A1 (en) * 2014-08-19 2016-02-25 Taiwan Semiconductor Manufacturing Company, Ltd. Packages Having Integrated Devices and Methods of Forming Same
US20160071780A1 (en) * 2014-09-05 2016-03-10 Siliconware Precision Industries Co., Ltd. Semiconductor package and method of fabricating the same
US20160086879A1 (en) * 2014-09-18 2016-03-24 Siliconware Precision Industries Co., Ltd. Package substrate and method of fabricating the same
US20160093546A1 (en) * 2014-09-26 2016-03-31 Siliconware Precision Industries Co., Ltd. Package stucture and method of fabricating the same
US20160155716A1 (en) * 2014-11-27 2016-06-02 Siliconware Precision Industries Co., Ltd. Package substrate, semiconductor package and method of manufacturing the same
US20160163621A1 (en) * 2014-12-04 2016-06-09 Siliconware Precision Industries Co., Ltd. Single-layer wiring package substrate, single-layer wiring package structure having the package substrate, and method of fabricating the same

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3773896B2 (en) * 2002-02-15 2006-05-10 Ｎｅｃエレクトロニクス株式会社 Manufacturing method of semiconductor device
JP4567328B2 (en) * 2003-12-26 2010-10-20 日本特殊陶業株式会社 Manufacturing method of multilayer ceramic substrate
US7335608B2 (en) * 2004-09-22 2008-02-26 Intel Corporation Materials, structures and methods for microelectronic packaging
JP4806279B2 (en) * 2006-03-17 2011-11-02 三菱樹脂株式会社 Insulating substrate containing glass cloth
CN101730396A (en) * 2008-10-27 2010-06-09 欣兴电子股份有限公司 Manufacturing method of layer increasing circuit board for increasing circuit density and layer increasing circuit board structure
TWI389279B (en) * 2009-01-23 2013-03-11 Unimicron Technology Corp Printed circuit board structure and fabrication method thereof
TWI446496B (en) * 2009-06-24 2014-07-21 Unimicron Technology Corp Package substrate device and method for fabricating the same
JP5566200B2 (en) * 2010-06-18 2014-08-06 新光電気工業株式会社 Wiring board and manufacturing method thereof
US9947606B2 (en) * 2012-04-26 2018-04-17 Sandisk Information Technology (Shanghai) Co., Ltd. Semiconductor device including electromagnetic absorption and shielding
GB2520952A (en) * 2013-12-04 2015-06-10 Ibm Flip-chip electronic device with carrier having heat dissipation elements free of solder mask
TWI624018B (en) * 2014-08-04 2018-05-11 恆勁科技股份有限公司 Package structure and method of manufacture
KR101676916B1 (en) * 2014-08-20 2016-11-16 앰코 테크놀로지 코리아 주식회사 Manufacturing method of semiconductor device amd semiconductor device thereof
US9543170B2 (en) * 2014-08-22 2017-01-10 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor packages and methods of forming the same
TWI558288B (en) * 2014-09-10 2016-11-11 恆勁科技股份有限公司 Interposer substrate and method of fabricating the same

Patent Citations (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040262777A1 (en) * 2002-10-11 2004-12-30 Tessera, Inc. Components, methods and assemblies for multi-chip packages
US20060043570A1 (en) * 2004-08-25 2006-03-02 Shigetsugu Muramatsu Substrate, semiconductor device, substrate fabricating method, and semiconductor device fabricating method
US20060160346A1 (en) * 2005-01-19 2006-07-20 Intel Corporation Substrate bump formation
US20070037377A1 (en) * 2005-08-15 2007-02-15 Enthone Inc. Tin-silver solder bumping in electronics manufacture
US20070096291A1 (en) * 2005-10-27 2007-05-03 Takeshi Kawabata Stacked semiconductor device and lower module of stacked semiconductor device
US7498668B2 (en) * 2005-10-27 2009-03-03 Panasonic Corporation Stacked semiconductor device and lower module of stacked semiconductor device
US20070268675A1 (en) * 2006-05-22 2007-11-22 Hitachi Cable Ltd. Electronic device substrate, electronic device and methods for fabricating the same
US20090001599A1 (en) * 2007-06-28 2009-01-01 Spansion Llc Die attachment, die stacking, and wire embedding using film
US20110024172A1 (en) * 2008-03-31 2011-02-03 Sumitomo Bakelite Co., Ltd. Multilayer circuit board, insulating sheet, and semiconductor package using multilayer circuit board
US7851269B2 (en) * 2009-02-19 2010-12-14 Intel Corporation Method of stiffening coreless package substrate
US20110049710A1 (en) * 2009-08-28 2011-03-03 Huahung Kao Interconnect layouts for electronic assemblies
US20110215464A1 (en) * 2009-12-29 2011-09-08 Intel Corporation Semiconductor package with embedded die and its methods of fabrication
US8127979B1 (en) * 2010-09-25 2012-03-06 Intel Corporation Electrolytic depositon and via filling in coreless substrate processing
US20120326300A1 (en) * 2011-06-24 2012-12-27 National Semiconductor Corporation Low profile package and method
US20130008706A1 (en) * 2011-07-08 2013-01-10 Unimicron Technology Corporation Coreless packaging substrate and method of fabricating the same
US20130009306A1 (en) * 2011-07-08 2013-01-10 Unimicron Technology Corporation Packaging substrate and fabrication method thereof
US20140117538A1 (en) * 2012-10-30 2014-05-01 Siliconware Precision Industries Co., Ltd. Package structure and fabrication method thereof
US20140117552A1 (en) * 2012-10-31 2014-05-01 Zhiguo Qian X-line routing for dense multi-chip-package interconnects
US20140299999A1 (en) * 2013-04-09 2014-10-09 Chuan Hu Integrated circuit package assemblies including a glass solder mask layer
US20150219990A1 (en) * 2014-01-31 2015-08-06 Fujifilm Electronic Materials U.S.A., Inc. Novel Polyimide Compositions
US20150228506A1 (en) * 2014-02-07 2015-08-13 Altera Corporation Methods for packaging integrated circuits
US20150228556A1 (en) * 2014-02-13 2015-08-13 Qualcomm Incorporated Integrated device comprising via with side barrier layer traversing encapsulation layer
US20150279771A1 (en) * 2014-03-31 2015-10-01 Chipmos Technologies Inc. Semiconductor package and manufacturing method thereof
US20150303148A1 (en) * 2014-04-16 2015-10-22 Qualcomm Incorporated Die package comprising die-to-wire connector and a wire-to-die connector configured to couple to a die package
US20150303138A1 (en) * 2014-04-22 2015-10-22 Siliconware Precision Industries Co., Ltd. Semiconductor interposer and package structure having the same
US20150348929A1 (en) * 2014-05-27 2015-12-03 Siliconware Precision Industries Co., Ltd. Package structure and fabrication method thereof
US20150361264A1 (en) * 2014-06-12 2015-12-17 E I Du Pont De Nemours And Company Light emitting diode assembly and thermal control blanket and methods relating thereto
US20160056100A1 (en) * 2014-08-19 2016-02-25 Taiwan Semiconductor Manufacturing Company, Ltd. Packages Having Integrated Devices and Methods of Forming Same
US20160071780A1 (en) * 2014-09-05 2016-03-10 Siliconware Precision Industries Co., Ltd. Semiconductor package and method of fabricating the same
US20160086879A1 (en) * 2014-09-18 2016-03-24 Siliconware Precision Industries Co., Ltd. Package substrate and method of fabricating the same
US20160093546A1 (en) * 2014-09-26 2016-03-31 Siliconware Precision Industries Co., Ltd. Package stucture and method of fabricating the same
US20160155716A1 (en) * 2014-11-27 2016-06-02 Siliconware Precision Industries Co., Ltd. Package substrate, semiconductor package and method of manufacturing the same
US20160163621A1 (en) * 2014-12-04 2016-06-09 Siliconware Precision Industries Co., Ltd. Single-layer wiring package substrate, single-layer wiring package structure having the package substrate, and method of fabricating the same

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140357075A1 (en) * 2008-06-02 2014-12-04 Thorsten Meyer Semiconductor device
US20220165632A1 (en) * 2019-08-08 2022-05-26 Xiamen Sky Semiconductor Technology Co. Ltd. Three-dimensional packaging structure and method for fan-out of bonding wall of device
US20210408354A1 (en) * 2020-06-29 2021-12-30 Nec Corporation Quantum device

Also Published As

Publication number Publication date
CN105633052B (en) 2018-11-27
CN105633052A (en) 2016-06-01
TWI559829B (en) 2016-11-21
US10147615B2 (en) 2018-12-04
US20170229319A1 (en) 2017-08-10
TW201616933A (en) 2016-05-01

Similar Documents

Publication Publication Date Title
TWI656613B (en) Chip package structure and method of manufacturing same
US10147615B2 (en) Fabrication method of package structure
US9666536B2 (en) Package structure and fabrication method thereof
US8766456B2 (en) Method of fabricating a semiconductor package
KR20150091932A (en) Manufacturing method of semiconductor device and semiconductor device thereof
US10109572B2 (en) Method for fabricating package structure
US9362217B2 (en) Package on package structure and fabrication method thereof
US9704747B2 (en) Semiconductor device and manufacturing method thereof
US9768140B2 (en) Method for fabricating package structure
US9607860B2 (en) Electronic package structure and fabrication method thereof
US9455159B2 (en) Fabrication method of packaging substrate
US20150187722A1 (en) Semiconductor package and fabrication method thereof
KR20150091933A (en) Manufacturing method of semiconductor device and semiconductor device thereof
US20160093546A1 (en) Package stucture and method of fabricating the same
US20160196990A1 (en) Method of fabricating semiconductor package
US20150200169A1 (en) Semiconductor package and fabrication method thereof
US20160086903A1 (en) Semiconductor structure and method of fabricating the same
US9607941B2 (en) Conductive via structure and fabrication method thereof
US20160079170A1 (en) Semiconductor package structure and method of fabricating the same
US20150287671A1 (en) Package structure and method for fabricating the same
US10396021B2 (en) Fabrication method of layer structure for mounting semiconductor device
US9265154B2 (en) Packaging substrate and fabrication method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: SILICONWARE PRECISION INDUSTRIES CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PAI, YU-CHENG;REEL/FRAME:036395/0913

Effective date: 20140821

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION