US20150380510A1 - Structure and method of forming silicide on fins - Google Patents
Structure and method of forming silicide on fins Download PDFInfo
- Publication number
- US20150380510A1 US20150380510A1 US14/849,483 US201514849483A US2015380510A1 US 20150380510 A1 US20150380510 A1 US 20150380510A1 US 201514849483 A US201514849483 A US 201514849483A US 2015380510 A1 US2015380510 A1 US 2015380510A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor structure
- fins
- layer
- silicide
- along line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910021332 silicide Inorganic materials 0.000 title claims abstract description 23
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 title claims abstract description 23
- 238000000034 method Methods 0.000 title abstract description 30
- 239000004065 semiconductor Substances 0.000 claims abstract description 70
- 239000000758 substrate Substances 0.000 claims abstract description 19
- 239000010410 layer Substances 0.000 claims description 105
- 229910052751 metal Inorganic materials 0.000 claims description 44
- 239000002184 metal Substances 0.000 claims description 44
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 28
- 229910052710 silicon Inorganic materials 0.000 claims description 28
- 239000010703 silicon Substances 0.000 claims description 28
- 239000011229 interlayer Substances 0.000 claims description 10
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 claims description 6
- 150000004767 nitrides Chemical class 0.000 claims description 4
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 claims description 3
- 229910021334 nickel silicide Inorganic materials 0.000 claims description 3
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 claims description 3
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 claims 2
- 229910021342 tungsten silicide Inorganic materials 0.000 claims 2
- 238000012545 processing Methods 0.000 description 37
- 238000000151 deposition Methods 0.000 description 24
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 11
- 229910052814 silicon oxide Inorganic materials 0.000 description 11
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 8
- 229910000510 noble metal Inorganic materials 0.000 description 7
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 229920005591 polysilicon Polymers 0.000 description 6
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- 238000005137 deposition process Methods 0.000 description 5
- 239000000463 material Substances 0.000 description 5
- 238000000137 annealing Methods 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 229910052759 nickel Inorganic materials 0.000 description 4
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 230000008021 deposition Effects 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 229910003460 diamond Inorganic materials 0.000 description 2
- 239000010432 diamond Substances 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical group [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 238000010561 standard procedure Methods 0.000 description 2
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- QZPSXPBJTPJTSZ-UHFFFAOYSA-N aqua regia Chemical compound Cl.O[N+]([O-])=O QZPSXPBJTPJTSZ-UHFFFAOYSA-N 0.000 description 1
- 238000000277 atomic layer chemical vapour deposition Methods 0.000 description 1
- 238000000231 atomic layer deposition Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 208000001491 myopia Diseases 0.000 description 1
- NICDRCVJGXLKSF-UHFFFAOYSA-N nitric acid;trihydrochloride Chemical compound Cl.Cl.Cl.O[N+]([O-])=O NICDRCVJGXLKSF-UHFFFAOYSA-N 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/456—Ohmic electrodes on silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02634—Homoepitaxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
- H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41791—Source or drain electrodes for field effect devices for transistors with a horizontal current flow in a vertical sidewall, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates generally to semiconductor fabrication, and more particularly, to a structure and method for forming silicide on semiconductor fins.
- the finFET fin field effect transistor
- the channel is formed by a semiconductor vertical fin (as compared with a planar channel in a conventional CMOS), and a gate electrode is located and wrapped around the vertical fin.
- CMOS complementary metal-oxide-semiconductor
- Creating a contact with the fin having the proper density is of serious concern for device operation. Reducing contact resistance is critical to improvement of speed of device operation. It is therefore desirable to have improved methods and structures to improve finFET performance.
- embodiments of the present invention provide a method of forming a semiconductor structure, having the steps of: forming a plurality of silicon fins on a silicon substrate; depositing a high-K dielectric layer on the silicon substrate adjacent to each fin of the plurality of fins; forming at least one epitaxially grown silicon region on an upper portion of each fin of the plurality of fins, wherein the plurality of fins are unmerged; depositing a seed metal layer on the high-K dielectric layer; depositing an interspacing fill metal on the seed metal layer and on the at least one epitaxially grown silicon region; and forming a silicide of the interspacing fill metal on the at least one epitaxially grown silicon regions.
- embodiments of the present invention provide a method of forming a semiconductor structure, having the steps of: forming a plurality of silicon fins on a silicon substrate; depositing a high-K dielectric layer on the substrate adjacent to each fin of the plurality of fins; forming at least one epitaxially grown silicon region on an upper portion of each fin of the plurality of fins, wherein the plurality of fins are unmerged; forming a metal gate on the silicon substrate; depositing a seed metal layer on the high-K dielectric layer; depositing an interspacing fill metal on the seed metal layer; depositing a metal layer comprised of the interspacing fill metal on the at least one epitaxially grown silicon region; and forming a silicide of the interspacing fill metal on the at least one epitaxially grown silicon region.
- embodiments of the present invention provide a semiconductor structure, having a silicon substrate; a plurality of silicon fins formed in the silicon substrate; an epitaxial region formed on a top portion of each of the plurality of fins, wherein the plurality of fins are unmerged; and a silicide layer formed on, and substantially surrounding, each epitaxial region.
- FIG. 1 is a perspective view of a semiconductor structure at a starting point for embodiments of the present invention.
- FIG. 2 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of forming a first oxide layer.
- FIG. 3 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of forming a high-K dielectric layer.
- FIG. 4 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of forming a second oxide layer.
- FIG. 5 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of removing various layers.
- FIG. 6 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of depositing a conformal oxide layer.
- FIG. 7 is a semiconductor structure as viewed along line Y-Y′ of FIG. 1 , after subsequent processing steps of forming a dummy polysilicon gate.
- FIG. 8 is a semiconductor structure as viewed along line Y-Y′ of FIG. 1 , after subsequent processing steps of forming a silicon nitride spacer.
- FIG. 9 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of depositing an inter-layer dielectric (ILD).
- ILD inter-layer dielectric
- FIG. 10 is a semiconductor structure as viewed along line Y-Y′ of FIG. 1 , after subsequent processing steps of by oxide chemical mechanical planarization stopping on nitride.
- FIG. 11 is a semiconductor structure as viewed along line Y-Y′ of FIG. 1 , after subsequent processing steps of removing the dummy polysilicon, forming a replacement metal gate, and forming a nitride cap.
- FIG. 12 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of removing the ILD.
- FIG. 13 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of selectively growing a noble metal on a high-k metal oxide seed layer.
- FIG. 14 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of selectively growing an additional metal on the seed layer.
- FIG. 15 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of performing a metal deposition process.
- FIG. 16 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of annealing to form silicide.
- FIG. 17 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of depositing a second layer of ILD.
- FIG. 18 is a semiconductor structure as viewed along line Y-Y′ of FIG. 1 , after subsequent processing steps of depositing a second layer of ILD.
- FIG. 19 is a semiconductor structure as viewed along line Z-Z′ of FIG. 1 , after subsequent processing steps of depositing a second layer of ILD.
- FIG. 20 is a flowchart indicating process steps for embodiments of the present invention.
- first element such as a first structure (e.g., a first layer) is present on a second element, such as a second structure (e.g. a second layer) wherein intervening elements, such as an interface structure (e.g. interface layer) may be present between the first element and the second element.
- first structure e.g., a first layer
- second structure e.g. a second layer
- intervening elements such as an interface structure (e.g. interface layer) may be present between the first element and the second element.
- Embodiments of the present invention provide an improved method of finFET fabrication and corresponding structure.
- Proper contact formation is important to reduce resistance and improve device operation speed.
- Epitaxial regions are formed on the upper portion of fins to provide a larger contact surface.
- prior art processes cannot form a good conformal silicide on the epitaxial regions of unmerged fins.
- Embodiments of the present invention provide a method and structure for forming a conformal silicide layer on the epitaxial regions that are formed on the top portion of unmerged fins of a finFET.
- FIG. 1 is a perspective view of an example fin type field effect transistor (finFET) semiconductor structure 100 .
- the semiconductor structure 100 comprises a silicon substrate 102 having thereon fins 104 a and 104 b, which are formed from an SOI layer. Further shown is a gate 106 . It should be recognized that although two fins and one gate is shown, in some embodiments, more or fewer fins per transistor may be present.
- the plurality of fins each have a pitch ranging from about 20 nanometers (nm) to about 60 nm. In some embodiments, the fins each have a thickness ranging from about 5 nm to about 20 nm. It should be recognized that the pitch range and thickness range are examples, and any suitable pitch or thickness is included within the scope of the invention.
- FIG. 2 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of forming a first silicon oxide layer 108 over the silicon substrate.
- a hard mask of silicon nitride is deposited on the substrate, and fins then formed using industry standard techniques, such as sidewall image transfer (SIT), resulting in the fins 102 a, 102 b with a hard mask layer 110 disposed over each fin.
- SIT sidewall image transfer
- FIG. 3 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of forming a high-K dielectric layer 112 over the first silicon oxide layer 108 and the silicon nitride hard mask layer 110 over the fins 102 a and 102 b.
- the high-K dielectric layer 112 is hafnium oxide (HfO2).
- the high-K layer is zirconium dioxide (ZrO2).
- the high-K dielectric layer 112 is deposited by a horizontal deposition process, such as physical vapor deposition. With a horizontal deposition process, the high-K dielectric layer 112 deposits on horizontal surfaces adjacent to fins 104 a and 104 b, but does not substantially deposit on the sides of the fins 104 a and 104 b.
- FIG. 4 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of forming a second silicon oxide layer 114 over the high-K dielectric layer 112 .
- the second silicon oxide layer is deposited via a chemical vapor deposition process, and then planarized (e.g. via a chemical mechanical polish process), followed by a recess, such as a chemical oxide removal (COR) process.
- COR chemical oxide removal
- FIG. 5 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of removing various layers.
- the high-K dielectric layer 112 and the hard mask 110 are removed from over the fins 102 a and 102 b.
- FIG. 6 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after a subsequent processing step of removing the second silicon oxide layer 114 ( FIG. 5 ) and then depositing a conformal oxide layer 116 over the fins 102 a and 102 b and the high-K dielectric layer 112 .
- the deposition is performed by a chemical vapor deposition process.
- FIG. 7 is a semiconductor structure as viewed through the gate, along line Y-Y′ of FIG. 1 , after subsequent processing steps of depositing a polysilicon material and patterning it to form gate 118 .
- the gate 118 is formed by etching using a reactive ion etch process. It should be recognized that any suitable etch may be substituted without departing from the scope of the invention.
- the gate 118 may be a dummy gate that is later removed as part of a replacement metal gate (RMG) process.
- RMG replacement metal gate
- FIG. 8 is a semiconductor structure as viewed along line Y-Y′ of FIG. 1 , after subsequent processing steps of forming an additional silicon nitride layer 120 around the dummy polysilicon 118 .
- the polysilicon layer 118 is deposited by photoresist.
- the silicon nitride layer 120 functions as a spacer.
- FIG. 9 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of forming diamond-shaped epitaxial regions 121 , followed by depositing an inter-layer dielectric (ILD) 122 .
- the ILD 122 comprises silicon oxide.
- the ILD 122 is deposited by a chemical vapor deposition process. Industry standard processes may be used to grow the substantially-diamond shaped epitaxial regions 121 over a top portion of fins 104 a, 104 b.
- the epitaxial regions 121 are formed in a substantially-diamond shape due to the crystal planes of the silicon.
- FIG. 10 is a semiconductor structure as viewed along line Y-Y′ of FIG. 1 , after the subsequent processing steps of depositing an inter-layer dielectric 122 , as discussed with respect to FIG. 9 .
- FIG. 11 is a semiconductor structure as viewed along line Y-Y′ of FIG. 1 , after subsequent processing steps of removing the dummy polysilicon 118 , forming a replacement metal gate 124 , and forming a nitride cap 126 in accordance with standard replacement metal gate (RMG) processes.
- replacement metal gate 124 may further include additional films and layers, including additional gate oxide layers and/or additional metal layers (not shown), such as work function metal layers in accordance with industry standard techniques.
- FIG. 12 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after a subsequent processing step of removing the inter-layer dielectric 122 . In embodiments, this is done by a selective etch process.
- FIG. 13 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of selectively growing a noble metal seed layer 128 over the high-K layer.
- the noble metal seed layer 128 comprises platinum.
- the noble metal seed layer 128 comprises ruthenium.
- the noble metal seed layer 128 comprises gold.
- the noble metal seed layer 128 may be deposited by a selective deposition process, such as atomic layer deposition or chemical vapor deposition.
- FIG. 14 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of selectively depositing a first metal layer 130 over the seed layer to fill space beneath epitaxial regions 121 to a thickness B, which is approximately to the level of the side corners 129 (e.g. the level of maximum width) of the epitaxial regions 121 .
- the thickness B ranges from about 5 nanometers to about 15 nanometers.
- the first metal layer 130 serves as a lower interspacing fill metal for the epitaxial regions 121 .
- the first metal layer is deposited by chemical vapor deposition.
- the first metal layer 130 comprises nickel.
- the first metal layer 130 comprises tungsten.
- the first metal layer 130 comprises aluminum.
- the first metal layer 130 comprises titanium.
- FIG. 15 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of a deposition of a second metal layer 132 over the epitaxial regions 121 .
- the second metal layer 132 comprises at least one of nickel or platinum.
- the second metal layer 132 may be formed of the same material as metal layer 130 .
- the second metal layer 132 may be formed from a different material as metal layer 130 .
- the deposition is performed by physical vapor deposition.
- FIG. 16 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of annealing the structure to form silicide regions 134 , and, optionally, then removing a portion of at least one of the noble metal seed layer 128 and the first metal layer 130 .
- the annealing is performed at approximately 400-600 degrees Celsius for a duration of approximately 5 to 60 seconds.
- the metal layers ( 128 and 130 of FIG. 14 ) are removed from the structure, leaving a silicide layer 134 formed on the surfaces of the epitaxial regions 121 .
- the removing may be done by an etching process using aqua regia (nitro-hydrochloric acid).
- the silicide is nickel silicide. As a result of this process, the silicide regions 134 formed on, and substantially surrounding, each epitaxial region 121 .
- FIGS. 17-19 show views of a semiconductor structure after depositing a second interlayer dielectric (ILD) 136 .
- FIG. 17 is a semiconductor structure as viewed along line X-X′ of FIG. 1 , after subsequent processing steps of depositing a second inter-layer dielectric 136 .
- FIG. 18 is a semiconductor structure as viewed along line Y-Y′ of FIG. 1 , after subsequent processing steps of depositing a second inter-layer dielectric 136 .
- FIG. 19 is a semiconductor structure as viewed along line Z-Z′ of FIG. 1 , after subsequent processing steps of depositing a second inter-layer dielectric 136 .
- FIG. 20 is a flowchart of a method according to exemplary embodiments of the present invention.
- a first silicon oxide layer is deposited over the silicon substrate.
- a high-K layer is deposited over the first silicon oxide layer by a horizontal deposition process.
- a second silicon oxide layer is formed over the high-K layer.
- the first silicon oxide layer and high-K layer are removed from over the fins of the finFET.
- the second silicon oxide layer is removed.
- a conformal oxide layer is deposited.
- a dummy gate is formed.
- gate spacers are formed.
- epitaxial regions are formed on the fins.
- an ILD is deposited.
- a replacement metal gate process is performed.
- the ILD is removed.
- a noble seed metal layer is deposited and grown.
- a first metal layer is deposited over the seed layer.
- a second metal layer is deposited over the epitaxial regions.
- the material used in step 228 is a similar material to that used in step 226 . For example, if nickel is used in step 226 , then nickel may also be used in step 228 , even though the deposition processes are different for those two steps.
- annealing is performed to form silicide.
- at least one of seed metal layer, the first metal layer, and second metal layer is removed.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
- Thin Film Transistor (AREA)
Abstract
Embodiments of the invention provide a semiconductor structure and a method of forming a semiconductor structure. Embodiments of the semiconductor structure have a plurality of fins on a substrate. The semiconductor has, and the method achieves, a silicide layer formed on and substantially surrounding at least one epitaxial region formed on a top portion of the plurality of fins. Embodiments of the present invention provide a method and structure for forming a conformal silicide layer on the epitaxial regions that are formed on the top portion of unmerged fins of a finFET.
Description
- The present invention relates generally to semiconductor fabrication, and more particularly, to a structure and method for forming silicide on semiconductor fins.
- As integrated circuits continue to scale downward in size, the finFET (fin field effect transistor) is becoming attractive for use with modern semiconductor devices. In a finFET, the channel is formed by a semiconductor vertical fin (as compared with a planar channel in a conventional CMOS), and a gate electrode is located and wrapped around the vertical fin. Creating a contact with the fin having the proper density is of serious concern for device operation. Reducing contact resistance is critical to improvement of speed of device operation. It is therefore desirable to have improved methods and structures to improve finFET performance.
- In one aspect, embodiments of the present invention provide a method of forming a semiconductor structure, having the steps of: forming a plurality of silicon fins on a silicon substrate; depositing a high-K dielectric layer on the silicon substrate adjacent to each fin of the plurality of fins; forming at least one epitaxially grown silicon region on an upper portion of each fin of the plurality of fins, wherein the plurality of fins are unmerged; depositing a seed metal layer on the high-K dielectric layer; depositing an interspacing fill metal on the seed metal layer and on the at least one epitaxially grown silicon region; and forming a silicide of the interspacing fill metal on the at least one epitaxially grown silicon regions.
- In another aspect, embodiments of the present invention provide a method of forming a semiconductor structure, having the steps of: forming a plurality of silicon fins on a silicon substrate; depositing a high-K dielectric layer on the substrate adjacent to each fin of the plurality of fins; forming at least one epitaxially grown silicon region on an upper portion of each fin of the plurality of fins, wherein the plurality of fins are unmerged; forming a metal gate on the silicon substrate; depositing a seed metal layer on the high-K dielectric layer; depositing an interspacing fill metal on the seed metal layer; depositing a metal layer comprised of the interspacing fill metal on the at least one epitaxially grown silicon region; and forming a silicide of the interspacing fill metal on the at least one epitaxially grown silicon region.
- In yet another aspect, embodiments of the present invention provide a semiconductor structure, having a silicon substrate; a plurality of silicon fins formed in the silicon substrate; an epitaxial region formed on a top portion of each of the plurality of fins, wherein the plurality of fins are unmerged; and a silicide layer formed on, and substantially surrounding, each epitaxial region.
- The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate several embodiments of the present teachings and together with the description, serve to explain the principles of the present teachings.
- Certain elements in some of the figures may be omitted, or illustrated not-to-scale, for illustrative clarity. The cross-sectional views may be in the form of “slices”, or “near-sighted” cross-sectional views, omitting certain background lines which would otherwise be visible in a “true” cross-sectional view, for illustrative clarity. Furthermore, for clarity, some reference numbers may be omitted in certain drawings.
-
FIG. 1 is a perspective view of a semiconductor structure at a starting point for embodiments of the present invention. -
FIG. 2 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of forming a first oxide layer. -
FIG. 3 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of forming a high-K dielectric layer. -
FIG. 4 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of forming a second oxide layer. -
FIG. 5 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of removing various layers. -
FIG. 6 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of depositing a conformal oxide layer. -
FIG. 7 is a semiconductor structure as viewed along line Y-Y′ ofFIG. 1 , after subsequent processing steps of forming a dummy polysilicon gate. -
FIG. 8 is a semiconductor structure as viewed along line Y-Y′ ofFIG. 1 , after subsequent processing steps of forming a silicon nitride spacer. -
FIG. 9 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of depositing an inter-layer dielectric (ILD). -
FIG. 10 is a semiconductor structure as viewed along line Y-Y′ ofFIG. 1 , after subsequent processing steps of by oxide chemical mechanical planarization stopping on nitride. -
FIG. 11 is a semiconductor structure as viewed along line Y-Y′ ofFIG. 1 , after subsequent processing steps of removing the dummy polysilicon, forming a replacement metal gate, and forming a nitride cap. -
FIG. 12 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of removing the ILD. -
FIG. 13 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of selectively growing a noble metal on a high-k metal oxide seed layer. -
FIG. 14 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of selectively growing an additional metal on the seed layer. -
FIG. 15 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of performing a metal deposition process. -
FIG. 16 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of annealing to form silicide. -
FIG. 17 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of depositing a second layer of ILD. -
FIG. 18 is a semiconductor structure as viewed along line Y-Y′ ofFIG. 1 , after subsequent processing steps of depositing a second layer of ILD. -
FIG. 19 is a semiconductor structure as viewed along line Z-Z′ ofFIG. 1 , after subsequent processing steps of depositing a second layer of ILD. -
FIG. 20 is a flowchart indicating process steps for embodiments of the present invention. - Illustrative embodiments will now be described more fully herein with reference to the accompanying drawings, in which embodiments are shown. This disclosure may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete and will fully convey the scope of this disclosure to those skilled in the art. In the description, details of well-known features and techniques may be omitted to avoid unnecessarily obscuring the presented embodiments.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of this disclosure. As used herein, the singular forms “a”, “an”, and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. Furthermore, the use of the terms “a”, “an”, etc., do not denote a limitation of quantity, but rather denote the presence of at least one of the referenced items. The term “set” is intended to mean a quantity of at least one. It will be further understood that the terms “comprises” and/or “comprising”, or “includes” and/or “including”, when used in this specification, specify the presence of stated features, regions, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, regions, integers, steps, operations, elements, components, and/or groups thereof.
- Reference throughout this specification to “one embodiment,” “an embodiment,” “embodiments,” “exemplary embodiments,” “some embodiments,” or similar language means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, appearances of the phrases “in one embodiment,” “in an embodiment,” “in embodiments”, “in some embodiments,” and similar language throughout this specification may, but do not necessarily, all refer to the same embodiment.
- The terms “overlying” or “atop”, “positioned on, “positioned atop”, or “disposed on”, “underlying”, “beneath” or “below” mean that a first element, such as a first structure (e.g., a first layer) is present on a second element, such as a second structure (e.g. a second layer) wherein intervening elements, such as an interface structure (e.g. interface layer) may be present between the first element and the second element.
- Embodiments of the present invention provide an improved method of finFET fabrication and corresponding structure. There are various applications where it is desirable to have unmerged fins (fins that are not joined together by an epitaxial region), for example in SRAM applications. Proper contact formation is important to reduce resistance and improve device operation speed. Epitaxial regions are formed on the upper portion of fins to provide a larger contact surface. However, prior art processes cannot form a good conformal silicide on the epitaxial regions of unmerged fins. Embodiments of the present invention provide a method and structure for forming a conformal silicide layer on the epitaxial regions that are formed on the top portion of unmerged fins of a finFET.
-
FIG. 1 is a perspective view of an example fin type field effect transistor (finFET)semiconductor structure 100. Thesemiconductor structure 100 comprises asilicon substrate 102 having thereonfins gate 106. It should be recognized that although two fins and one gate is shown, in some embodiments, more or fewer fins per transistor may be present. In some embodiments, the plurality of fins each have a pitch ranging from about 20 nanometers (nm) to about 60 nm. In some embodiments, the fins each have a thickness ranging from about 5 nm to about 20 nm. It should be recognized that the pitch range and thickness range are examples, and any suitable pitch or thickness is included within the scope of the invention. -
FIG. 2 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of forming a firstsilicon oxide layer 108 over the silicon substrate. To form the structure, a hard mask of silicon nitride is deposited on the substrate, and fins then formed using industry standard techniques, such as sidewall image transfer (SIT), resulting in the fins 102 a, 102 b with ahard mask layer 110 disposed over each fin. -
FIG. 3 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of forming a high-K dielectric layer 112 over the firstsilicon oxide layer 108 and the silicon nitridehard mask layer 110 over the fins 102 a and 102 b. In some embodiments, the high-K dielectric layer 112 is hafnium oxide (HfO2). In some embodiments, the high-K layer is zirconium dioxide (ZrO2). In some embodiments, the high-K dielectric layer 112 is deposited by a horizontal deposition process, such as physical vapor deposition. With a horizontal deposition process, the high-K dielectric layer 112 deposits on horizontal surfaces adjacent tofins fins -
FIG. 4 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of forming a secondsilicon oxide layer 114 over the high-K dielectric layer 112. In some embodiments, the second silicon oxide layer is deposited via a chemical vapor deposition process, and then planarized (e.g. via a chemical mechanical polish process), followed by a recess, such as a chemical oxide removal (COR) process. -
FIG. 5 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of removing various layers. In some embodiments, the high-K dielectric layer 112 and thehard mask 110 are removed from over the fins 102 a and 102 b. -
FIG. 6 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after a subsequent processing step of removing the second silicon oxide layer 114 (FIG. 5 ) and then depositing aconformal oxide layer 116 over the fins 102 a and 102 b and the high-K dielectric layer 112. In some embodiments, the deposition is performed by a chemical vapor deposition process. -
FIG. 7 is a semiconductor structure as viewed through the gate, along line Y-Y′ ofFIG. 1 , after subsequent processing steps of depositing a polysilicon material and patterning it to formgate 118. In some embodiments, thegate 118 is formed by etching using a reactive ion etch process. It should be recognized that any suitable etch may be substituted without departing from the scope of the invention. Thegate 118 may be a dummy gate that is later removed as part of a replacement metal gate (RMG) process. -
FIG. 8 is a semiconductor structure as viewed along line Y-Y′ ofFIG. 1 , after subsequent processing steps of forming an additionalsilicon nitride layer 120 around thedummy polysilicon 118. In some embodiments, thepolysilicon layer 118 is deposited by photoresist. In some embodiments, thesilicon nitride layer 120 functions as a spacer. -
FIG. 9 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of forming diamond-shapedepitaxial regions 121, followed by depositing an inter-layer dielectric (ILD) 122. In some embodiments, theILD 122 comprises silicon oxide. In some embodiments, theILD 122 is deposited by a chemical vapor deposition process. Industry standard processes may be used to grow the substantially-diamond shapedepitaxial regions 121 over a top portion offins epitaxial regions 121 are formed in a substantially-diamond shape due to the crystal planes of the silicon. -
FIG. 10 is a semiconductor structure as viewed along line Y-Y′ ofFIG. 1 , after the subsequent processing steps of depositing aninter-layer dielectric 122, as discussed with respect toFIG. 9 . -
FIG. 11 is a semiconductor structure as viewed along line Y-Y′ ofFIG. 1 , after subsequent processing steps of removing thedummy polysilicon 118, forming areplacement metal gate 124, and forming anitride cap 126 in accordance with standard replacement metal gate (RMG) processes. Note thatreplacement metal gate 124 may further include additional films and layers, including additional gate oxide layers and/or additional metal layers (not shown), such as work function metal layers in accordance with industry standard techniques. -
FIG. 12 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after a subsequent processing step of removing theinter-layer dielectric 122. In embodiments, this is done by a selective etch process. -
FIG. 13 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of selectively growing a noblemetal seed layer 128 over the high-K layer. In embodiments, the noblemetal seed layer 128 comprises platinum. In embodiments, the noblemetal seed layer 128 comprises ruthenium. In embodiments, the noblemetal seed layer 128 comprises gold. In some embodiments, the noblemetal seed layer 128 may be deposited by a selective deposition process, such as atomic layer deposition or chemical vapor deposition. -
FIG. 14 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of selectively depositing afirst metal layer 130 over the seed layer to fill space beneathepitaxial regions 121 to a thickness B, which is approximately to the level of the side corners 129 (e.g. the level of maximum width) of theepitaxial regions 121. In some embodiments, the thickness B ranges from about 5 nanometers to about 15 nanometers. Thus, thefirst metal layer 130 serves as a lower interspacing fill metal for theepitaxial regions 121. In some embodiments, the first metal layer is deposited by chemical vapor deposition. In some embodiments, thefirst metal layer 130 comprises nickel. In some embodiments, thefirst metal layer 130 comprises tungsten. In some embodiments, thefirst metal layer 130 comprises aluminum. In some embodiments, thefirst metal layer 130 comprises titanium. -
FIG. 15 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of a deposition of asecond metal layer 132 over theepitaxial regions 121. In some embodiments, thesecond metal layer 132 comprises at least one of nickel or platinum. In embodiments, thesecond metal layer 132 may be formed of the same material asmetal layer 130. In some embodiments, thesecond metal layer 132 may be formed from a different material asmetal layer 130. In some embodiments, the deposition is performed by physical vapor deposition. -
FIG. 16 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of annealing the structure to formsilicide regions 134, and, optionally, then removing a portion of at least one of the noblemetal seed layer 128 and thefirst metal layer 130. In some embodiments, the annealing is performed at approximately 400-600 degrees Celsius for a duration of approximately 5 to 60 seconds. The metal layers (128 and 130 ofFIG. 14 ) are removed from the structure, leaving asilicide layer 134 formed on the surfaces of theepitaxial regions 121. In some embodiments, the removing may be done by an etching process using aqua regia (nitro-hydrochloric acid). In some embodiments, the silicide is nickel silicide. As a result of this process, thesilicide regions 134 formed on, and substantially surrounding, eachepitaxial region 121. -
FIGS. 17-19 show views of a semiconductor structure after depositing a second interlayer dielectric (ILD) 136.FIG. 17 is a semiconductor structure as viewed along line X-X′ ofFIG. 1 , after subsequent processing steps of depositing asecond inter-layer dielectric 136.FIG. 18 is a semiconductor structure as viewed along line Y-Y′ ofFIG. 1 , after subsequent processing steps of depositing asecond inter-layer dielectric 136.FIG. 19 is a semiconductor structure as viewed along line Z-Z′ ofFIG. 1 , after subsequent processing steps of depositing asecond inter-layer dielectric 136. -
FIG. 20 is a flowchart of a method according to exemplary embodiments of the present invention. At 202, a first silicon oxide layer is deposited over the silicon substrate. At 204, a high-K layer is deposited over the first silicon oxide layer by a horizontal deposition process. At 206, a second silicon oxide layer is formed over the high-K layer. At 208, the first silicon oxide layer and high-K layer are removed from over the fins of the finFET. At 210, the second silicon oxide layer is removed. At 212, a conformal oxide layer is deposited. At 214, a dummy gate is formed. At 216, gate spacers are formed. At 216, epitaxial regions are formed on the fins. At 218, an ILD is deposited. At 220, a replacement metal gate process is performed. At 222, the ILD is removed. At 224, a noble seed metal layer is deposited and grown. At 226, a first metal layer is deposited over the seed layer. At 228, a second metal layer is deposited over the epitaxial regions. Typically, the material used instep 228 is a similar material to that used instep 226. For example, if nickel is used instep 226, then nickel may also be used instep 228, even though the deposition processes are different for those two steps. At 230, annealing is performed to form silicide. At 232, optionally, at least one of seed metal layer, the first metal layer, and second metal layer is removed. - While the invention has been particularly shown and described in conjunction with exemplary embodiments, it will be appreciated that variations and modifications will occur to those skilled in the art. For example, although the illustrative embodiments are described herein as a series of acts or events, it will be appreciated that the present invention is not limited by the illustrated ordering of such acts or events unless specifically stated. Some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein, in accordance with the invention. In addition, not all illustrated steps may be required to implement a methodology in accordance with the present invention. Furthermore, the methods according to the present invention may be implemented in association with the formation and/or processing of structures illustrated and described herein as well as in association with other structures not illustrated. Therefore, it is to be understood that the appended claims are intended to cover all such modifications and changes that fall within the true spirit of the invention.
Claims (20)
1.-16. (canceled)
17. A semiconductor structure, comprising
a silicon substrate;
a plurality of silicon fins formed in the silicon substrate;
an epitaxial region formed on a top portion of each of the plurality of fins, wherein the plurality of fins are unmerged; and
a silicide layer formed on, and substantially surrounding, each epitaxial region.
18. The semiconductor structure of claim 17 , wherein the silicide layer comprises nickel silicide.
19. The semiconductor structure of claim 17 , wherein the plurality of fins have a pitch ranging from about 20 nanometers to about 60 nanometers.
20. The semiconductor structure of claim 17 , wherein the plurality of fins each have a thickness ranging from about 5 nanometers to about 20 nanometers.
21. The semiconductor structure of claim 17 , further comprising a high-K dielectric layer on the silicon substrate adjacent to each fin of the plurality of fins.
22. The semiconductor structure of claim 21 , wherein the high-K dielectric layer comprises HfO2.
23. The semiconductor structure of claim 21 , wherein the high-K dielectric layer comprises ZrO2.
24. The semiconductor structure of claim 21 , further comprising an interlayer dielectric (ILD) formed on the high-K dielectric layer and a top portion of the silicide layer.
25. The semiconductor structure of claim 17 , wherein the silicide layer comprises tungsten silicide.
26. A semiconductor structure, comprising
a silicon substrate;
a plurality of silicon fins formed in the silicon substrate;
a metal gate formed on the silicon substrate;
an epitaxial region formed on a top portion of each of the plurality of fins, wherein the plurality of fins are unmerged; and
a silicide layer formed on, and substantially surrounding, each epitaxial region.
27. The semiconductor structure of claim 25 , wherein the silicide layer comprises nickel silicide.
28. The semiconductor structure of claim 25 , wherein the silicide layer comprises tungsten silicide.
29. The semiconductor structure of claim 25 , wherein the plurality of fins have a pitch ranging from about 20 nanometers to about 60 nanometers.
30. The semiconductor structure of claim 25 , wherein the plurality of fins each have a thickness ranging from about 5 nanometers to about 20 nanometers.
31. The semiconductor structure of claim 25 , further comprising a high-K dielectric layer on the silicon substrate adjacent to each fin of the plurality of fins.
32. The semiconductor structure of claim 30 , wherein the high-K dielectric layer comprises HfO2.
33. The semiconductor structure of claim 30 , wherein the high-K dielectric layer comprises ZrO2.
34. The semiconductor structure of claim 30 , further comprising an interlayer dielectric (ILD) formed on the high-K dielectric layer and a top portion of the silicide layer.
35. The semiconductor structure of claim 25 , further comprising a nitride cap on the top and sides of the metal gate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/849,483 US20150380510A1 (en) | 2014-01-24 | 2015-09-09 | Structure and method of forming silicide on fins |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/162,841 US9159617B2 (en) | 2014-01-24 | 2014-01-24 | Structure and method of forming silicide on fins |
US14/849,483 US20150380510A1 (en) | 2014-01-24 | 2015-09-09 | Structure and method of forming silicide on fins |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/162,841 Division US9159617B2 (en) | 2014-01-24 | 2014-01-24 | Structure and method of forming silicide on fins |
Publications (1)
Publication Number | Publication Date |
---|---|
US20150380510A1 true US20150380510A1 (en) | 2015-12-31 |
Family
ID=53679709
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/162,841 Expired - Fee Related US9159617B2 (en) | 2014-01-24 | 2014-01-24 | Structure and method of forming silicide on fins |
US14/849,483 Abandoned US20150380510A1 (en) | 2014-01-24 | 2015-09-09 | Structure and method of forming silicide on fins |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/162,841 Expired - Fee Related US9159617B2 (en) | 2014-01-24 | 2014-01-24 | Structure and method of forming silicide on fins |
Country Status (1)
Country | Link |
---|---|
US (2) | US9159617B2 (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9219154B1 (en) | 2014-07-15 | 2015-12-22 | International Business Machines Corporation | Method of fabricating electrostatically enhanced fins and stacked nanowire field effect transistors |
US10038095B2 (en) | 2016-01-28 | 2018-07-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | V-shape recess profile for embedded source/drain epitaxy |
US10658508B2 (en) * | 2017-11-17 | 2020-05-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and formation method of semiconductor device with low resistance contact |
KR102432894B1 (en) * | 2017-11-17 | 2022-08-17 | 삼성전자주식회사 | Semiconductor device |
US10700207B2 (en) * | 2017-11-30 | 2020-06-30 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device integrating backside power grid and related integrated circuit and fabrication method |
EP3667733A1 (en) * | 2018-12-13 | 2020-06-17 | IMEC vzw | Silicided fin junction for back-side connection |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7851865B2 (en) * | 2007-10-17 | 2010-12-14 | International Business Machines Corporation | Fin-type field effect transistor structure with merged source/drain silicide and method of forming the structure |
US20130075797A1 (en) * | 2011-09-22 | 2013-03-28 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US20150041918A1 (en) * | 2013-08-09 | 2015-02-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-Aligned Dual-Metal Silicide and Germanide Formation |
US20150206875A1 (en) * | 2014-01-17 | 2015-07-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET Semiconductor Device with Germanium Diffusion Over Silicon Fins |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6833556B2 (en) * | 2002-08-12 | 2004-12-21 | Acorn Technologies, Inc. | Insulated gate field effect transistor having passivated schottky barriers to the channel |
KR100578818B1 (en) * | 2005-02-24 | 2006-05-11 | 삼성전자주식회사 | Fin field effect transistor and method of forming the same |
US7666773B2 (en) | 2005-03-15 | 2010-02-23 | Asm International N.V. | Selective deposition of noble metal thin films |
TWI370515B (en) * | 2006-09-29 | 2012-08-11 | Megica Corp | Circuit component |
US8466027B2 (en) * | 2011-09-08 | 2013-06-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicide formation and associated devices |
US8637931B2 (en) | 2011-12-27 | 2014-01-28 | International Business Machines Corporation | finFET with merged fins and vertical silicide |
-
2014
- 2014-01-24 US US14/162,841 patent/US9159617B2/en not_active Expired - Fee Related
-
2015
- 2015-09-09 US US14/849,483 patent/US20150380510A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7851865B2 (en) * | 2007-10-17 | 2010-12-14 | International Business Machines Corporation | Fin-type field effect transistor structure with merged source/drain silicide and method of forming the structure |
US20130075797A1 (en) * | 2011-09-22 | 2013-03-28 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US20150041918A1 (en) * | 2013-08-09 | 2015-02-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-Aligned Dual-Metal Silicide and Germanide Formation |
US20150206875A1 (en) * | 2014-01-17 | 2015-07-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET Semiconductor Device with Germanium Diffusion Over Silicon Fins |
Also Published As
Publication number | Publication date |
---|---|
US20150214105A1 (en) | 2015-07-30 |
US9159617B2 (en) | 2015-10-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9741831B2 (en) | FinFET and method for manufacturing the same | |
US9478622B2 (en) | Wrap-around contact for finFET | |
US10128334B1 (en) | Field effect transistor having an air-gap gate sidewall spacer and method | |
US10749031B2 (en) | Large area contacts for small transistors | |
US20150380510A1 (en) | Structure and method of forming silicide on fins | |
US9608086B2 (en) | Metal gate structure and method of formation | |
US10325852B2 (en) | Self-aligned vertical transistor with local interconnect | |
TWI600162B (en) | Semiconductor device and method for manufacturing the same | |
US9559000B1 (en) | Hybrid logic and SRAM contacts | |
US10217846B1 (en) | Vertical field effect transistor formation with critical dimension control | |
TWI760330B (en) | Semiconductor device and method for manufacturing the same | |
US20180151560A1 (en) | Contact Structure and Method of Fabricating the Same | |
US10483377B2 (en) | Devices and methods of forming unmerged epitaxy for FinFet device | |
US9196499B2 (en) | Method of forming semiconductor fins | |
US9799771B2 (en) | FinFET and method for manufacturing the same | |
JP2020526018A (en) | Method for manufacturing a semiconductor device and semiconductor device | |
TWI675405B (en) | Semiconductor device and method of manufacture | |
US20150236132A1 (en) | Fin field effect transistor (finfet) device and method for forming the same | |
US20220367626A1 (en) | Nanosheet transistor device with bottom isolation | |
TWI819068B (en) | Semiconductor device and manufacturing method thereof | |
US9490265B2 (en) | Semiconductor device and method for fabricating the same | |
TWI740058B (en) | Semiconductor devices and methods for forming same | |
US9064954B2 (en) | Semiconductor devices and methods for manufacturing the same | |
US20230068484A1 (en) | Independent gate length tunability for stacked transistors | |
TW202347783A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHANG, XUNYUAN;CAI, XIUYU;REEL/FRAME:036525/0529 Effective date: 20140116 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |