US20150303900A1 - Isolation circuit - Google Patents
Isolation circuit Download PDFInfo
- Publication number
- US20150303900A1 US20150303900A1 US14/460,762 US201414460762A US2015303900A1 US 20150303900 A1 US20150303900 A1 US 20150303900A1 US 201414460762 A US201414460762 A US 201414460762A US 2015303900 A1 US2015303900 A1 US 2015303900A1
- Authority
- US
- United States
- Prior art keywords
- signal
- element output
- output signal
- power domain
- isolation circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000002955 isolation Methods 0.000 title claims abstract description 98
- 238000012360 testing method Methods 0.000 claims abstract description 42
- 230000002452 interceptive effect Effects 0.000 claims description 5
- 230000006870 function Effects 0.000 description 12
- 238000010586 diagram Methods 0.000 description 6
- 238000013461 design Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000004891 communication Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000008571 general function Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
- H03K3/0375—Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals
Definitions
- the disclosure generally relates to an isolation circuit, and more particularly to an isolation circuit for improving its test performance.
- inactive power domains are usually powered off, and therefore the power consumption of the system is reduced.
- a power domain in which an LCD (Liquid Crystal Display) is located is temporarily powered off, and another power domain in which a communication module is located is continuously powered on, such that the power consumption of the smartphone is reduced.
- LCD Liquid Crystal Display
- An isolation cell is usually incorporated into the aforementioned low-power system, and it is configured to prevent the powered-on domains and the powered-off domains from interfering with each other.
- an isolation-signal input terminal of the isolation cell is tied to a predetermined voltage. Since the voltage at the isolation-signal input terminal is unchangeable, a system tester cannot determine whether the isolation cell is normal in all circumstances.
- the invention is directed to an isolation circuit, including: a first multiplexer, receiving a scan enable signal, a data signal, and a scan-in signal, wherein the first multiplexer selects the data signal or the scan-in signal as a first element output signal according to the scan enable signal; a D flip-flop, receiving the first element output signal and a clock signal, wherein the D flip-flip generates a second element output signal according to the first element output signal, and the second element output signal is fed back to the first multiplexer and is used as the data signal; a second multiplexer, receiving an isolation signal and the second element output signal, wherein the second multiplexer selects the isolation signal or the second element output signal as a third element output signal according to a test enable signal; an OR gate, receiving the scan enable signal and the third element output signal, wherein the OR gate generates a fourth element output signal according to the scan enable signal and the third element output signal; and an AND gate, receiving a first power domain
- the test circuit and method of the invention in the normal function mode of the isolation cell, the performance of the isolation cell is maintained. Furthermore, in the test mode of the isolation cell, it is more flexible to test multiple isolation cells by using mark-space-ratio-controllable test signals. Therefore, the invention can improve the test performance without changing the work mode of the isolation cell, i.e., without increasing the total cost and/or without increasing the number of circuit pins.
- FIG. 1 is a diagram of an isolation circuit according to an embodiment of the invention
- FIG. 2 is a diagram of an isolation circuit according to another embodiment of the invention.
- FIG. 3 is a diagram of an isolation circuit according to a further embodiment of the invention.
- FIG. 1 is a diagram of an isolation circuit (or an isolation cell) 100 according to an embodiment of the invention.
- the isolation circuit 100 may be applied to a mobile communication device, such as a smart phone, a tablet computer, or a notebook computer.
- the isolation circuit 100 at least includes a first multiplexer (MUX) 110 , a D flip-flop 120 , a second multiplexer 130 , an OR gate 140 , and an AND gate 150 .
- MUX first multiplexer
- the first multiplexer 110 receives a data signal DA and a scan-in signal SI, and selects either the data signal DA or the scan-in signal SI as a first element output signal 51 according to a scan enable signal SCAN_EN. For example, if the scan enable signal SCAN_EN is equal to a low logic level, i.e., a logic “0”, the first multiplexer 110 may select the data signal DA as the first element output signal 51 , and if the scan enable signal SCAN_EN is equal to a high logic level, i.e., a logic “1”, the first multiplexer 110 may select the scan-in signal SI as the first element output signal 51 .
- the D flip-flop 120 has a data input terminal (D) for receiving the first element output signal 51 , a clock input terminal for receiving a clock signal CLK, and a data output terminal (Q) for outputting a second element output signal S 2 .
- the second element output signal S 2 is generated according to the clock signal CLK and the first element output signal 51 .
- the positive trigger edge and negative trigger edge may be called rising trigger edge and falling trigger edge.
- the second element output signal S 2 is equivalent to the first element output signal 51 .
- the second element output signal S 2 is further fed back to the first multiplexer 110 and is used as the data signal DA. That is, the data signal DA is equivalent to the second element output signal S 2 .
- the second multiplexer 130 receives an isolation signal ISOLN and the second element output signal S 2 , and selects either the isolation signal ISOLN or the second element output signal S 2 as a third element output signal S 3 according to a test enable signal ATPGEN. For example, if the test enable signal ATPGEN is equal to a low logic level, i.e., a logic “0”, the second multiplexer 130 may select the isolation signal ISOLN as the third element output signal S 3 , and if the test enable signal ATPGEN is equal to a high logic level, i.e., a logic “1”, the second multiplexer 130 may select the second element output signal S 2 as the third element output signal S 3 .
- the OR gate 140 receives the scan enable signal SCAN_EN and the third element output signal S 3 , and generates a fourth element output signal S 4 according to the scan enable signal SCAN_EN and the third element output signal S 3 . For example, if any one of the scan enable signal SCAN_EN and the third element output signal S 3 is equal to a high logic level, the fourth element output signal S 4 may also be equal to a high logic level.
- the AND gate 150 is configured as an isolation unit of the whole isolation circuit 100 .
- the AND gate 150 receives a first power domain signal SD 1 and the fourth element output signal S 4 , and generates a second power domain signal SD 2 according to the first power domain signal SD 1 and the fourth element output signal S 4 .
- the second power domain signal SD 2 may be also equal to a low logic level.
- the AND gate 150 is disposed between a first power domain 161 and a second power domain 162 .
- the first power domain signal SD 1 may be transmitted within the first power domain 161
- the second power domain signal SD 2 may be transmitted within the second power domain 162 .
- the AND gate 150 can prevent signals of the first power domain 161 from interfering with the second power domain 162 .
- the AND gate 150 of the isolation unit can selectively pass the first power domain signal SD 1 to the second power domain 162 , or block the first power domain signal SD 1 from the second power domain 162 , so as to achieve the isolation effect.
- the isolation circuit 100 selectively operates in a normal function mode, a shift mode of a test mode, or a capture mode of the test mode.
- the test mode may be an ATPG (Automatic Test Pattern Generation) mode, which is used to test an integrated circuit chip.
- ATPG Automatic Test Pattern Generation
- the isolation circuit 100 When the isolation circuit 100 operates in the normal function mode, the scan enable signal SCAN_EN and the test enable signal ATPGEN are both set to a low logic level, such that the first element output signal 51 is equivalent to the data signal DA, and the third element output signal S 3 is equivalent to the isolation signal ISOLN.
- the isolation circuit 100 When the isolation circuit 100 operates in the normal function mode and the isolation signal ISOLN is set to a high logic level, the fourth element output signal S 4 outputted by the OR gate 140 is equal to a high logic level, and the second power domain signal SD 2 outputted by the AND gate 150 is equivalent to the first power domain signal SD 1 , i.e., the AND gate 150 passes the first power domain signal SD 1 to the second power domain 162 .
- the fourth element output signal S 4 outputted by the OR gate 140 is equal to a low logic level
- the second power domain signal SD 2 outputted by the AND gate 150 is clamped to a low logic level, i.e., the AND gate 150 blocks the first power domain signal SD 1 from the second power domain 162 . That is, in the normal function mode of the isolation circuit 100 , the AND gate 150 serves as an isolation unit and has all general functions.
- the first power domain signal SD 1 may be selectively passed or blocked by the AND gate 150 by appropriately setting the value of the isolation signal ISOLN.
- the scan enable signal SCAN_EN and the test enable signal ATPGEN are both set to a high logic level, such that the first element output signal 51 is equivalent to the scan-in signal SI, and the third element output signal S 3 is equivalent to the second element output signal S 2 .
- the second power domain signal SD 2 outputted by the AND gate 150 is equivalent to the first power domain signal SD 1 . Therefore, one of ordinary skill in the art can understand that the isolation circuit 100 of the invention does not block the scan path of the isolation unit, i.e., the AND gate 150 .
- the scan enable signal SCAN_EN is set to a low logic level
- the test enable signal ATPGEN is set to a high logic level, such that the first element output signal 51 is equivalent to the data signal DA
- the third element output signal S 3 is equivalent to the second element output signal S 2 .
- the fourth element output signal S 4 outputted by the OR gate 140 is adjustable and is equivalent to the data signal DA
- the second power domain signal SD 2 outputted by the AND gate 150 is equivalent to the first power domain signal SD 1 or is clamped to a low logic level.
- the AND gate 150 can selectively isolate the first power domain signal SD 1 by controlling the isolation signal ISOLN, and when the isolation circuit 100 of the invention operates in the test mode, particularly in the capture mode, all pins of the AND gate 150 have adjustable voltages, rather than being tied to a fixed voltage. With such a design, a system tester can easily check the output signal of the AND gate 150 of the isolation circuit 100 according to the logic voltage levels at two pins of the AND gate 150 . Therefore, it is easy to determine whether all functions of the AND gate 150 are normal and to maintain the good isolation performance.
- the AND gate 150 is a vital component, and if any pin of the AND gate 150 is tied to a fixed voltage, the tester cannot test the functions of the AND gate 150 completely.
- the AND gate 150 of the invention has input signal logic levels which are all controllable by the tester.
- the isolation circuit 100 of the invention has the advantages of both isolating different power domains and improving the test performance.
- FIG. 2 is a diagram of an isolation circuit 200 according to another embodiment of the invention.
- FIG. 2 is similar to FIG. 1 .
- the isolation circuit 200 further includes one or more AND gates 252 and 253 . That is, the isolation circuit 200 can control multiple AND gates 150 , 252 , and 253 concurrently.
- the AND gates 150 , 252 , and 253 are coupled in parallel between the first power domain 161 and the second power domain 162 , and perform isolation functions to the modules connected thereto, respectively.
- the AND gates 150 , 252 , and 253 receive the fourth element output signal S 4 and the first power domain signals SD 1 , SD 1 - 2 , and SD 1 - 3 , so as to generate the second power domain signals SD 2 , SD 2 - 2 , and SD 2 - 3 according to the fourth element output signal S 4 and the first power domain signals SD 1 , SD 1 - 2 , and SD 1 - 3 , respectively.
- the AND gates 150 , 252 , and 253 can prevent signals of the first power domain 161 from interfering with the modules connected to the AND gates 150 , 252 , and 253 , according to the logic levels received by the AND gates 150 , 252 , and 253 , respectively.
- Other features of the isolation circuit 200 of FIG. 2 are similar to those of the isolation circuit 100 of FIG. 1 . As a result, the two embodiments can achieve similar levels of performance.
- FIG. 3 is a diagram of an isolation circuit 300 according to a further embodiment of the invention.
- FIG. 3 is similar to FIG. 1 .
- the isolation circuit 300 further includes a scan chain 305 .
- the scan chain 305 has a scan input terminal 310 and a scan output terminal 390 .
- the scan chain 305 includes multiple multiplexers 311 , 110 , 130 , 312 , 313 , and 314 , and multiple D flip-flops 321 , 120 , 322 , 323 , and 324 .
- the multiplexers 311 , 110 , 130 , 312 , 313 , and 314 are interleaved with the D flip-flops 321 , 120 , 322 , 323 , and 324 .
- the multiplexers 311 , 110 , 130 , 312 , 313 , and 314 and the D flip-flops 321 , 120 , 322 , 323 , and 324 are coupled in series between the scan input terminal 310 and the scan output terminal 390 .
- the aforementioned first multiplexer 110 and the D flip-flop 120 are a portion of the scan chain 305 .
- each multiplexer is coupled to the data input terminal (D) of the corresponding next-stage D flip-flop, and the data output terminal (Q) of each D flip-flop is coupled to the scan-in signal (SI) input terminal of the corresponding next-stage multiplexer.
- a digital signal may be transmitted from the scan input terminal 310 through the multiplexers 311 , 110 , 130 , 312 , 313 , and 314 and the D flip-flops 321 , 120 , 322 , 323 , and 324 to the scan output terminal 390 . That is, any portion of the scan chain 305 is not blocked.
- Other features of the isolation circuit 300 of FIG. 3 are similar to those of the isolation circuit 100 of FIG. 1 . As a result, the two embodiments can achieve similar levels of performance.
- the isolation circuit of the invention is not limited to the configurations of FIGS. 1-3 .
- the invention may merely include any one or more features of any one or more embodiments of FIGS. 1-3 . In other words, not all of the features shown in the figures should be implemented in the isolation circuit of the invention.
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Integrated Circuits (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
- This application claims priority of China Patent Application No. 201410151995.1 filed on Apr. 16, 2014, the entirety of which is incorporated by reference herein.
- 1. Field of the Invention
- The disclosure generally relates to an isolation circuit, and more particularly to an isolation circuit for improving its test performance.
- 2. Description of the Related Art
- In a low-power system, inactive power domains are usually powered off, and therefore the power consumption of the system is reduced. For example, while a smartphone is performing a talk function, a power domain in which an LCD (Liquid Crystal Display) is located is temporarily powered off, and another power domain in which a communication module is located is continuously powered on, such that the power consumption of the smartphone is reduced.
- An isolation cell is usually incorporated into the aforementioned low-power system, and it is configured to prevent the powered-on domains and the powered-off domains from interfering with each other. However, in specific applications, an isolation-signal input terminal of the isolation cell is tied to a predetermined voltage. Since the voltage at the isolation-signal input terminal is unchangeable, a system tester cannot determine whether the isolation cell is normal in all circumstances.
- Accordingly, there is a need to design a flexible and high-performance isolation circuit of a test circuit for testing the isolation cell.
- To solve the problem in the prior art, in a preferred embodiment, the invention is directed to an isolation circuit, including: a first multiplexer, receiving a scan enable signal, a data signal, and a scan-in signal, wherein the first multiplexer selects the data signal or the scan-in signal as a first element output signal according to the scan enable signal; a D flip-flop, receiving the first element output signal and a clock signal, wherein the D flip-flip generates a second element output signal according to the first element output signal, and the second element output signal is fed back to the first multiplexer and is used as the data signal; a second multiplexer, receiving an isolation signal and the second element output signal, wherein the second multiplexer selects the isolation signal or the second element output signal as a third element output signal according to a test enable signal; an OR gate, receiving the scan enable signal and the third element output signal, wherein the OR gate generates a fourth element output signal according to the scan enable signal and the third element output signal; and an AND gate, receiving a first power domain signal and the fourth element output signal, wherein the AND gate generates a second power domain signal according to the first power domain signal and the fourth element output signal.
- By using the test circuit and method of the invention, in the normal function mode of the isolation cell, the performance of the isolation cell is maintained. Furthermore, in the test mode of the isolation cell, it is more flexible to test multiple isolation cells by using mark-space-ratio-controllable test signals. Therefore, the invention can improve the test performance without changing the work mode of the isolation cell, i.e., without increasing the total cost and/or without increasing the number of circuit pins.
- The invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:
-
FIG. 1 is a diagram of an isolation circuit according to an embodiment of the invention; -
FIG. 2 is a diagram of an isolation circuit according to another embodiment of the invention; and -
FIG. 3 is a diagram of an isolation circuit according to a further embodiment of the invention. - In order to illustrate the purposes, features and advantages of the invention, the embodiments and figures of the invention are described in detail as follows.
-
FIG. 1 is a diagram of an isolation circuit (or an isolation cell) 100 according to an embodiment of the invention. Theisolation circuit 100 may be applied to a mobile communication device, such as a smart phone, a tablet computer, or a notebook computer. As shown inFIG. 1 , theisolation circuit 100 at least includes a first multiplexer (MUX) 110, a D flip-flop 120, asecond multiplexer 130, anOR gate 140, and anAND gate 150. - The
first multiplexer 110 receives a data signal DA and a scan-in signal SI, and selects either the data signal DA or the scan-in signal SI as a first element output signal 51 according to a scan enable signal SCAN_EN. For example, if the scan enable signal SCAN_EN is equal to a low logic level, i.e., a logic “0”, thefirst multiplexer 110 may select the data signal DA as the first element output signal 51, and if the scan enable signal SCAN_EN is equal to a high logic level, i.e., a logic “1”, thefirst multiplexer 110 may select the scan-in signal SI as the first element output signal 51. - The D flip-
flop 120 has a data input terminal (D) for receiving the first element output signal 51, a clock input terminal for receiving a clock signal CLK, and a data output terminal (Q) for outputting a second element output signal S2. The second element output signal S2 is generated according to the clock signal CLK and the first element output signal 51. For example, after a positive trigger edge or a negative trigger edge of the clock signal CLK, hereinafter, the positive trigger edge and negative trigger edge may be called rising trigger edge and falling trigger edge. The second element output signal S2 is equivalent to the first element output signal 51. The second element output signal S2 is further fed back to thefirst multiplexer 110 and is used as the data signal DA. That is, the data signal DA is equivalent to the second element output signal S2. - The
second multiplexer 130 receives an isolation signal ISOLN and the second element output signal S2, and selects either the isolation signal ISOLN or the second element output signal S2 as a third element output signal S3 according to a test enable signal ATPGEN. For example, if the test enable signal ATPGEN is equal to a low logic level, i.e., a logic “0”, thesecond multiplexer 130 may select the isolation signal ISOLN as the third element output signal S3, and if the test enable signal ATPGEN is equal to a high logic level, i.e., a logic “1”, thesecond multiplexer 130 may select the second element output signal S2 as the third element output signal S3. - The OR
gate 140 receives the scan enable signal SCAN_EN and the third element output signal S3, and generates a fourth element output signal S4 according to the scan enable signal SCAN_EN and the third element output signal S3. For example, if any one of the scan enable signal SCAN_EN and the third element output signal S3 is equal to a high logic level, the fourth element output signal S4 may also be equal to a high logic level. - The
AND gate 150 is configured as an isolation unit of thewhole isolation circuit 100. TheAND gate 150 receives a first power domain signal SD1 and the fourth element output signal S4, and generates a second power domain signal SD2 according to the first power domain signal SD1 and the fourth element output signal S4. For example, if any one of the first power domain signal SD1 and the fourth element output signal S4 is equal to a low logic level, the second power domain signal SD2 may be also equal to a low logic level. In some embodiments, the ANDgate 150 is disposed between afirst power domain 161 and asecond power domain 162. The first power domain signal SD1 may be transmitted within thefirst power domain 161, and the second power domain signal SD2 may be transmitted within thesecond power domain 162. When thefirst power domain 161 is powered off and thesecond power domain 162 is powered on, theAND gate 150 can prevent signals of thefirst power domain 161 from interfering with thesecond power domain 162. For example, by appropriately controlling the scan enable signal SCAN_EN, the test enable signal ATPGEN, and the isolation signal ISOLN, theAND gate 150 of the isolation unit can selectively pass the first power domain signal SD1 to thesecond power domain 162, or block the first power domain signal SD1 from thesecond power domain 162, so as to achieve the isolation effect. - In some embodiments, the
isolation circuit 100 selectively operates in a normal function mode, a shift mode of a test mode, or a capture mode of the test mode. More specifically, the test mode may be an ATPG (Automatic Test Pattern Generation) mode, which is used to test an integrated circuit chip. The operations of the above modes may be described in detail in the following truth table and embodiments. -
TABLE I Partial Truth Table of Isolation Circuit 100 in Different ModesSCAN_EN ATPGEN ISOLN S4 SD2 Normal Function 0 0 1 1 SD1 Mode 0 0 0 0 0 Shift Mode 1 1 1 1 SD1 1 1 0 1 SD1 Capture Mode 0 1 1 DA SD1 or 0 0 1 0 DA SD1 or 0 - Please refer to
FIG. 1 and Table I together. When theisolation circuit 100 operates in the normal function mode, the scan enable signal SCAN_EN and the test enable signal ATPGEN are both set to a low logic level, such that the first element output signal 51 is equivalent to the data signal DA, and the third element output signal S3 is equivalent to the isolation signal ISOLN. When theisolation circuit 100 operates in the normal function mode and the isolation signal ISOLN is set to a high logic level, the fourth element output signal S4 outputted by theOR gate 140 is equal to a high logic level, and the second power domain signal SD2 outputted by theAND gate 150 is equivalent to the first power domain signal SD1, i.e., theAND gate 150 passes the first power domain signal SD1 to thesecond power domain 162. When theisolation circuit 100 operates in the normal function mode and the isolation signal ISOLN is set to a low logic level, the fourth element output signal S4 outputted by theOR gate 140 is equal to a low logic level, and the second power domain signal SD2 outputted by theAND gate 150 is clamped to a low logic level, i.e., theAND gate 150 blocks the first power domain signal SD1 from thesecond power domain 162. That is, in the normal function mode of theisolation circuit 100, theAND gate 150 serves as an isolation unit and has all general functions. The first power domain signal SD1 may be selectively passed or blocked by theAND gate 150 by appropriately setting the value of the isolation signal ISOLN. - When the
isolation circuit 100 operates in the shift mode of the test mode, the scan enable signal SCAN_EN and the test enable signal ATPGEN are both set to a high logic level, such that the first element output signal 51 is equivalent to the scan-in signal SI, and the third element output signal S3 is equivalent to the second element output signal S2. In the shift mode, no matter which value the isolation signal ISOLN is set to, the second power domain signal SD2 outputted by theAND gate 150 is equivalent to the first power domain signal SD1. Therefore, one of ordinary skill in the art can understand that theisolation circuit 100 of the invention does not block the scan path of the isolation unit, i.e., theAND gate 150. - When the
isolation circuit 100 operates in the capture mode of the test mode, the scan enable signal SCAN_EN is set to a low logic level, and the test enable signal ATPGEN is set to a high logic level, such that the first element output signal 51 is equivalent to the data signal DA, and the third element output signal S3 is equivalent to the second element output signal S2. In the capture mode, no matter which value the isolation signal ISOLN is set to, the fourth element output signal S4 outputted by theOR gate 140 is adjustable and is equivalent to the data signal DA, and the second power domain signal SD2 outputted by theAND gate 150 is equivalent to the first power domain signal SD1 or is clamped to a low logic level. - To be brief, when the
isolation circuit 100 of the invention operates in the normal function mode, theAND gate 150 can selectively isolate the first power domain signal SD1 by controlling the isolation signal ISOLN, and when theisolation circuit 100 of the invention operates in the test mode, particularly in the capture mode, all pins of theAND gate 150 have adjustable voltages, rather than being tied to a fixed voltage. With such a design, a system tester can easily check the output signal of theAND gate 150 of theisolation circuit 100 according to the logic voltage levels at two pins of theAND gate 150. Therefore, it is easy to determine whether all functions of the ANDgate 150 are normal and to maintain the good isolation performance. The ANDgate 150 is a vital component, and if any pin of the ANDgate 150 is tied to a fixed voltage, the tester cannot test the functions of the ANDgate 150 completely. In the test mode, the ANDgate 150 of the invention has input signal logic levels which are all controllable by the tester. As a result, theisolation circuit 100 of the invention has the advantages of both isolating different power domains and improving the test performance. -
FIG. 2 is a diagram of anisolation circuit 200 according to another embodiment of the invention.FIG. 2 is similar toFIG. 1 . In the embodiment ofFIG. 2 , theisolation circuit 200 further includes one or more ANDgates isolation circuit 200 can control multiple ANDgates gates first power domain 161 and thesecond power domain 162, and perform isolation functions to the modules connected thereto, respectively. The ANDgates first power domain 161 is powered off and the different modules connected to the ANDgates gates first power domain 161 from interfering with the modules connected to the ANDgates gates isolation circuit 200 ofFIG. 2 are similar to those of theisolation circuit 100 ofFIG. 1 . As a result, the two embodiments can achieve similar levels of performance. -
FIG. 3 is a diagram of anisolation circuit 300 according to a further embodiment of the invention.FIG. 3 is similar toFIG. 1 . In the embodiment ofFIG. 3 , theisolation circuit 300 further includes ascan chain 305. Thescan chain 305 has ascan input terminal 310 and ascan output terminal 390. Thescan chain 305 includesmultiple multiplexers flops multiplexers flops multiplexers flops scan input terminal 310 and thescan output terminal 390. In other words, the aforementionedfirst multiplexer 110 and the D flip-flop 120 are a portion of thescan chain 305. Among thescan chain 305, except for the initial and end portions thereof, the output terminal of each multiplexer is coupled to the data input terminal (D) of the corresponding next-stage D flip-flop, and the data output terminal (Q) of each D flip-flop is coupled to the scan-in signal (SI) input terminal of the corresponding next-stage multiplexer. When theisolation circuit 300 operates in the shift mode of the test mode, a digital signal may be transmitted from thescan input terminal 310 through themultiplexers flops scan output terminal 390. That is, any portion of thescan chain 305 is not blocked. Other features of theisolation circuit 300 ofFIG. 3 are similar to those of theisolation circuit 100 ofFIG. 1 . As a result, the two embodiments can achieve similar levels of performance. - The isolation circuit of the invention is not limited to the configurations of
FIGS. 1-3 . The invention may merely include any one or more features of any one or more embodiments ofFIGS. 1-3 . In other words, not all of the features shown in the figures should be implemented in the isolation circuit of the invention. - Use of ordinal terms such as “first”, “second”, “third”, etc., in the claims to modify a claim element does not by itself connote any priority, precedence, or order of one claim element over another or the temporal order in which acts of a method are performed, but are used merely as labels to distinguish one claim element having a certain name from another element having the same name (but for use of the ordinal term) to distinguish the claim elements.
- It will be apparent to those skilled in the art that various modifications and variations can be made in the invention. It is intended that the standard and examples be considered as exemplary only, with a true scope of the disclosed embodiments being indicated by the following claims and their equivalents.
Claims (14)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410151995.1A CN103884981B (en) | 2014-04-16 | 2014-04-16 | Isolation circuit |
CN201410151995 | 2014-04-16 | ||
CN201410151995.1 | 2014-04-16 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150303900A1 true US20150303900A1 (en) | 2015-10-22 |
US9172358B1 US9172358B1 (en) | 2015-10-27 |
Family
ID=50953982
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/460,762 Active US9172358B1 (en) | 2014-04-16 | 2014-08-15 | Isolation circuit |
Country Status (3)
Country | Link |
---|---|
US (1) | US9172358B1 (en) |
CN (1) | CN103884981B (en) |
TW (1) | TWI528717B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9385690B1 (en) * | 2015-08-09 | 2016-07-05 | Freescale Semiconductor, Inc. | Integrated circuit with multiplexed I/O pads |
US10310013B2 (en) * | 2016-12-12 | 2019-06-04 | Samsung Electronics Co., Ltd. | Test mode isolation and power reduction in embedded core-based digital systems of integrated circuits (ICs) with multiple power domains |
US20220120812A1 (en) * | 2020-10-19 | 2022-04-21 | Realtek Semiconductor Corporation | Isolation circuit having test mechanism and test method thereof |
EP4290254A1 (en) * | 2022-06-07 | 2023-12-13 | STMicroelectronics S.r.l. | Circuit arrangement for validation of operation of a logic module in a multipower logic architecture and corresponding validation method |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9407264B1 (en) * | 2015-05-17 | 2016-08-02 | Freescale Semiconductor, Inc. | System for isolating integrated circuit power domains |
CN106841994A (en) * | 2017-02-20 | 2017-06-13 | 中国人民解放军国防科学技术大学 | A kind of scan chain |
US11119153B1 (en) * | 2020-05-29 | 2021-09-14 | Stmicroelectronics International N.V. | Isolation enable test coverage for multiple power domains |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2370364B (en) * | 2000-12-22 | 2004-06-30 | Advanced Risc Mach Ltd | Testing integrated circuits |
US7502976B2 (en) * | 2003-02-13 | 2009-03-10 | Ross Don E | Testing embedded memories in an integrated circuit |
US7500165B2 (en) * | 2004-10-06 | 2009-03-03 | Broadcom Corporation | Systems and methods for controlling clock signals during scan testing integrated circuits |
CN101120261B (en) * | 2004-12-13 | 2010-09-29 | 英飞凌科技股份公司 | Circuitry and method for an AT-speed scan test |
US7392419B2 (en) * | 2005-06-30 | 2008-06-24 | International Business Machines Corporation | System and method automatically selecting intermediate power supply voltages for intermediate level shifters |
US20070016834A1 (en) * | 2005-07-13 | 2007-01-18 | Texas Instruments Incorporated | Reducing Power Dissipation During Sequential Scan Tests |
WO2007069097A1 (en) * | 2005-11-02 | 2007-06-21 | Nxp B.V. | Ic testing methods and apparatus |
US20080282122A1 (en) * | 2007-05-09 | 2008-11-13 | Amar Guettaf | Single scan clock in a multi-clock domain |
US8352235B1 (en) * | 2007-10-31 | 2013-01-08 | Cadence Design Systems, Inc. | Emulation of power shutoff behavior for integrated circuits |
CN101251870A (en) * | 2008-03-21 | 2008-08-27 | 北京中星微电子有限公司 | Method for emulation to validate isolated unit in multi-power supply field |
CN101859172B (en) * | 2009-04-07 | 2012-02-08 | 上海摩波彼克半导体有限公司 | Integrated circuit SoC chip circuit structure capable of realizing power reduction and method thereof |
US8887019B2 (en) * | 2010-11-16 | 2014-11-11 | Cadence Design Systems, Inc. | Method and system for providing efficient on-product clock generation for domains compatible with compression |
US9746519B2 (en) * | 2011-03-25 | 2017-08-29 | Nxp B.V. | Circuit for securing scan chain data |
US9374089B2 (en) * | 2011-12-05 | 2016-06-21 | Mediatek Inc. | Isolation cell |
CN102694542B (en) * | 2012-05-09 | 2016-12-07 | 北京华大信安科技有限公司 | Signal isolation method, device and chip |
-
2014
- 2014-04-16 CN CN201410151995.1A patent/CN103884981B/en active Active
- 2014-07-25 TW TW103125468A patent/TWI528717B/en active
- 2014-08-15 US US14/460,762 patent/US9172358B1/en active Active
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9385690B1 (en) * | 2015-08-09 | 2016-07-05 | Freescale Semiconductor, Inc. | Integrated circuit with multiplexed I/O pads |
US10310013B2 (en) * | 2016-12-12 | 2019-06-04 | Samsung Electronics Co., Ltd. | Test mode isolation and power reduction in embedded core-based digital systems of integrated circuits (ICs) with multiple power domains |
US20220120812A1 (en) * | 2020-10-19 | 2022-04-21 | Realtek Semiconductor Corporation | Isolation circuit having test mechanism and test method thereof |
US11774497B2 (en) * | 2020-10-19 | 2023-10-03 | Realtek Semiconductor Corporation | Isolation circuit having test mechanism and test method thereof |
EP4290254A1 (en) * | 2022-06-07 | 2023-12-13 | STMicroelectronics S.r.l. | Circuit arrangement for validation of operation of a logic module in a multipower logic architecture and corresponding validation method |
Also Published As
Publication number | Publication date |
---|---|
CN103884981B (en) | 2016-11-02 |
CN103884981A (en) | 2014-06-25 |
TW201541870A (en) | 2015-11-01 |
US9172358B1 (en) | 2015-10-27 |
TWI528717B (en) | 2016-04-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9172358B1 (en) | Isolation circuit | |
US8566658B2 (en) | Low-power and area-efficient scan cell for integrated circuit testing | |
US20140184271A1 (en) | Low clock-power integrated clock gating cell | |
US9041450B2 (en) | Low-power dual-edge-triggered storage cell with scan test support and clock gating circuit therefore | |
US8627160B2 (en) | System and device for reducing instantaneous voltage droop during a scan shift operation | |
US9246489B1 (en) | Integrated clock gating cell using a low area and a low power latch | |
TW200717002A (en) | Electronic device having and interface supported testing mode | |
US20140164860A1 (en) | On-chip controller and a system-on-chip | |
US20100153759A1 (en) | Power gating technique to reduce power in functional and test modes | |
US9081061B1 (en) | Scan flip-flop | |
US20150039956A1 (en) | Test mux flip-flop cell for reduced scan shift and functional switching power consumption | |
US8689068B2 (en) | Low leakage current operation of integrated circuit using scan chain | |
US9304163B2 (en) | Methodology for testing integrated circuits | |
US20140129885A1 (en) | Scan clock generator and related method thereof | |
US20140320170A1 (en) | Glitch free clock multiplexer | |
US8225154B2 (en) | Low power design using a scan bypass multiplexer as an isolation cell | |
US20220099735A1 (en) | Core partition circuit and testing device | |
US20210313986A1 (en) | Clock gating cell | |
US9490783B1 (en) | Area efficient multi bit flip flop topologies | |
US9234942B2 (en) | Transition fault testing of source synchronous interface | |
KR100728569B1 (en) | Circuit for outputting data in semiconductor memory apparatus | |
US11404334B1 (en) | Testing circuit with shared testing pads located on the scribe line and testing method thereof | |
US9336903B2 (en) | Semiconductor apparatus | |
US20240110976A1 (en) | Electronic device and method for performing clock gating in electronic device | |
CN111323689B (en) | Test key detection circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: VIA TECHNOLOGIES, INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, PENG;XU, JIA-LIN;REEL/FRAME:033550/0044 Effective date: 20140801 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |