US20150303060A1 - Silicon precursor, method of forming a layer using the same, and method of fabricating semiconductor device using the same - Google Patents

Silicon precursor, method of forming a layer using the same, and method of fabricating semiconductor device using the same Download PDF

Info

Publication number
US20150303060A1
US20150303060A1 US14/602,671 US201514602671A US2015303060A1 US 20150303060 A1 US20150303060 A1 US 20150303060A1 US 201514602671 A US201514602671 A US 201514602671A US 2015303060 A1 US2015303060 A1 US 2015303060A1
Authority
US
United States
Prior art keywords
silicon
layer
forming
group
atomic layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/602,671
Inventor
JunHyun Cho
Michael David Telgenhoff
Xiaobing Zhou
Kyunghye Jung
Younjoung CHO
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Dow Silicones Corp
Original Assignee
Samsung Electronics Co Ltd
Dow Corning Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd, Dow Corning Corp filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHO, YOUNJOUNG, JUNG, KYUNGHYE, CHO, JUNHYUN
Assigned to DOW CORNING CORPORATION reassignment DOW CORNING CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TELGENHOFF, MICHAEL DAVID, ZHOU, XIAOBING
Publication of US20150303060A1 publication Critical patent/US20150303060A1/en
Priority to US15/223,685 priority Critical patent/US9899392B2/en
Assigned to DOW SILICONES CORPORATION reassignment DOW SILICONES CORPORATION CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: DOW CORNING CORPORATION
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
    • H10B12/0335—Making a connection between the transistor and the capacitor, e.g. plug
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
    • H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
    • H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02488—Insulating materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02587—Structure
    • H01L21/0259—Microstructure
    • H01L21/02595—Microstructure polycrystalline
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
    • H01L21/28556—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
    • H01L21/28562—Selective deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/32055—Deposition of semiconductive layers, e.g. poly - or amorphous silicon layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
    • H01L21/76876—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for deposition from the gas phase, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • H01L27/11556—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
    • H10B12/315—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with the capacitor higher than a bit line
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels

Definitions

  • the inventive concepts relate to silicon precursors, methods of forming a layer using the same, and methods of fabricating a semiconductor device using the same.
  • Embodiments of the inventive concepts may provide silicon precursors capable of providing an excellent seed property.
  • Embodiments of the inventive concepts may also provide methods of forming a layer having an improved step coverage property.
  • Embodiments of the inventive concepts may also provide methods of fabricating a semiconductor device capable of improving reliability.
  • a silicon precursor includes a chemical formula of R 1 —Si x H y .
  • the “R 1 ” may be the amino group and has the following chemical formula 1.
  • Si x H y may have a linear structure or a branched structure.
  • a method of forming a layer may include: providing the silicon precursor of chemical formula of R 1 —Si x H y on a substrate to form a single-layered silicon atomic layer.
  • x is an integral number equal to or greater than 2
  • R 1 includes at least one of an amino group, an alkyl group, a cyclopentadienyl (C 5 H 5 ) group, or a halogen.
  • the method may further include: forming a silicon nitride layer, a silicon oxide layer, or a silicon-germanium layer on the silicon atomic layer.
  • the method may further include: forming a poly-silicon layer on the silicon atomic layer by providing at least one of monosilane (SiH 4 ), disilane (Si 2 H 6 ), or a high-grade silane (Si n H 2n+2 , where “n” is an integral number equal to or greater than 3).
  • forming the poly-silicon layer may further include: doping the poly-silicon layer by providing at least one of Group III elements, Group V elements, or carbon.
  • the method may further include: forming a non-silicon atomic layer on the silicon atomic layer. Forming the silicon atomic layer and forming the non-silicon atomic layer may be alternately and repeatedly performed, and the non-silicon atomic layer may be formed by providing a gas including oxygen, nitrogen, or germanium.
  • the “R 1 ” may be the amino group and has the following chemical formula 1.
  • each of “R 2 ” and “R 3 ” independently includes at least one of a methyl group, an ethyl group, a propyl group, an isopropyl group, a butyl group, or a tert-butyl group.
  • the silicon precursor may be diisopropylaminodisilane (((CH 3 ) 2 CH) 2 N—SiH 2 SiH 3 ).
  • the substrate may include an oxide layer formed thereon, and the silicon precursor may be provided on the oxide layer.
  • a method of fabricating a semiconductor device may include: providing the silicon precursor of chemical formula of R 1 —Si x H y on a substrate to form a single-layered silicon atomic layer.
  • x is an integral number equal to or greater than 2
  • R 1 includes at least one of an amino group, an alkyl group, a cyclopentadienyl (C 5 H 5 ) group, or a halogen.
  • the method may further include: forming a lower structure including a recessed region on the substrate before the formation of the silicon atomic layer.
  • the silicon atomic layer may be formed to conformally cover the lower structure.
  • the recessed region may be a contact hole.
  • forming the lower structure may include: forming an interlayer insulating layer covering the substrate; and patterning the interlayer insulating layer to form the contact hole.
  • the method may further include: forming a poly-silicon layer filling the contact hole on the silicon atomic layer by providing at least one of monosilane (SiH 4 ), disilane (Si 2 H 6 ), or a high-grade silane (Si n H 2n+2 , where “n” is an integral number equal to or greater than 3) after the formation of the silicon atomic layer.
  • the method may further include: forming a contact plug including a portion of the poly-silicon layer in the contact hole; and forming a data storage element electrically connected to the contact plug.
  • the data storage element may be a capacitor.
  • the recessed region may be an active hole.
  • forming the lower structure may include: alternately and repeatedly stacking sacrificial layers and inter-gate insulating layers on the substrate; and successively patterning the inter-gate insulating layers and the sacrificial layers to form the active hole exposing the substrate.
  • the method may further include: forming an active pillar covering a sidewall of the active hole after the formation of the silicon atomic layer, the active pillar having a cup-shape; and replacing the sacrificial layers with a conductive layer.
  • forming the active pillar may include: conformally forming a poly-silicon layer on the silicon atomic layer by providing at least one of monosilane (SiH 4 ), disilane (Si 2 H 6 ), or a high-grade silane (Si n H 2n+2 , where “n” is an integral number equal to or greater than 3).
  • the poly-silicon layer may cover the sidewall of the active hole.
  • the “R 1 ” may be the amino group and has the following chemical formula 1.
  • each of “R 2 ” and “R 3 ” independently includes at least one of a methyl group, an ethyl group, a propyl group, an isopropyl group, a butyl group, or a tert-butyl group.
  • the silicon precursor may be diisopropylaminodisilane (((CH 3 ) 2 CH) 2 N—SiH 2 SiH 3 ).
  • the substrate may include an oxide layer formed thereon, and the silicon precursor may be provided on the oxide layer
  • FIGS. 1A and 1B are cross-sectional views illustrating adsorption processes of a silicon precursor according to some embodiments of the inventive concepts
  • FIGS. 2A , 2 B, and 2 C are cross-sectional views illustrating methods of forming a layer according to some embodiments of the inventive concepts
  • FIG. 3 is a graph illustrating the result of a first experimental example
  • FIG. 4 is a graph illustrating the result of a second experimental example
  • FIGS. 5 to 11 are perspective views illustrating a method of fabricating a semiconductor device according to some embodiments of the inventive concepts
  • FIG. 12 is a plan view illustrating a semiconductor device according to other embodiments of the inventive concepts.
  • FIGS. 13 to 17 are cross-sectional views taken along a line A-A′ of FIG. 12 to illustrate a method of fabricating the semiconductor device of FIG. 12 ;
  • FIG. 18 is a schematic block diagram illustrating an electronic device including a semiconductor device according to embodiments of the inventive concepts.
  • FIG. 19 is a schematic block diagram illustrating a memory system including a semiconductor device according to embodiments of the inventive concepts.
  • inventive concepts will now be described more fully hereinafter with reference to the accompanying drawings, in which exemplary embodiments of the inventive concepts are shown.
  • the advantages and features of the inventive concepts and methods of achieving them will be apparent from the following exemplary embodiments that will be described in more detail with reference to the accompanying drawings.
  • inventive concepts are not limited to the following exemplary embodiments, and may be implemented in various forms. Accordingly, the exemplary embodiments are provided only to disclose the inventive concepts and let those skilled in the art know the category of the inventive concepts.
  • embodiments of the inventive concepts are not limited to the specific examples provided herein and are exaggerated for clarity.
  • exemplary embodiments are described herein with reference to cross-sectional illustrations and/or plane illustrations that are idealized exemplary illustrations. Accordingly, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, exemplary embodiments should not be construed as limited to the shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an etching region illustrated as a rectangle will, typically, have rounded or curved features. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of example embodiments.
  • devices and methods of forming devices according to various embodiments described herein may be embodied in microelectronic devices such as integrated circuits, wherein a plurality of devices according to various embodiments described herein are integrated in the same microelectronic device. Accordingly, the cross-sectional view(s) illustrated herein may be replicated in two different directions, which need not be orthogonal, in the microelectronic device.
  • a plan view of the microelectronic device that embodies devices according to various embodiments described herein may include a plurality of the devices in an array and/or in a two-dimensional pattern that is based on the functionality of the microelectronic device,
  • microelectronic devices according to various embodiments described herein may be interspersed among other devices depending on the functionality of the microelectronic device. Moreover, microelectronic devices according to various embodiments described herein may be replicated in a third direction that may be orthogonal to the two different directions, to provide three-dimensional integrated circuits.
  • the cross-sectional view(s) illustrated herein provide support for a plurality of devices according to various embodiments described herein that extend along two different directions in a plan view and/or in three different directions in a perspective view.
  • the device/structure may include a plurality of active regions and transistor structures (or memory cell structures, gate structures, etc., as appropriate to the case) thereon, as would be illustrated by a plan view of the device/structure.
  • R 1 may be the amino group and may have a structure expressed by the following chemical formula 1.
  • each of “R 2 ” and “R 3 ” includes at least one of a methyl group, an ethyl group, a propyl group, an isopropyl group, or a butyl group.
  • Si x H y may have a linear structure or a branched structure.
  • FIGS. 1A and 1B are cross-sectional views illustrating adsorption processes of a silicon precursor according to some embodiments of the inventive concepts.
  • a substrate 1 is prepared.
  • the substrate 1 may be, for example, a single-crystalline silicon wafer.
  • Hydrogen may be bonded to a top surface of the substrate 1 .
  • amino disilane R 1 —Si x H y , where “x” is 2, “y” is 5, and “R 1 ” is the amino group
  • the amino group separates the hydrogen of the substrate 1 from the substrate 1 .
  • a disilanyl group of the amino disilane is bonded to a spot from which the hydrogen is separated.
  • a bond between silicon atoms of the disilanyl group may be easily broken, and then the silicon atoms may be laterally diffused.
  • the diffused silicon atoms may be adsorbed and bonded to the surface of the substrate 1 .
  • two silicon adsorption sites may be formed from one amino disilane.
  • a single-layered silicon atomic layer 3 may be formed.
  • an oxide layer 5 may be disposed on the substrate 1 .
  • Hydroxyl groups (—OH) may be bonded to a top surface of the oxide layer 5 .
  • the amino disilane (R 1 —Si x H y , where “x” is 2, “y” is 5, and “R 1 ” is the amino group) is supplied as the silicon precursor.
  • the amino group separates hydrogen from the hydroxyl group.
  • the disilanyl group is adsorbed or bonded to a spot (e.g., an oxygen atom) from the hydrogen is separated.
  • silicon atoms of the disilanyl group may be easily broken, and then the silicon atoms may be laterally diffused.
  • the diffused silicon atoms may be adsorbed and bonded to the oxygen atoms of the top surface of the oxide layer 5 .
  • two silicon adsorption sites may be formed from one amino disilane.
  • monosilane (SiH 4 ) is supplied as a silicon precursor, only one silicon adsorption site may be formed from one silicon precursor.
  • the silicon precursor according to the embodiments of the inventive concepts may be supplied to quickly and uniformly the single-layered silicon atomic layer 3 .
  • the disilane having two silicon atoms is described as an example.
  • the inventive concepts are not limited thereto. If the silicon precursor according to the inventive concepts includes a high-grade silane including three or more silicon atoms, three or more silicon adsorption sites may be formed from one silicon precursor by the same principle as described above.
  • Hydrogen atoms are bonded to the silicon atom in the silicon atomic layer 3 .
  • the hydrogen atoms bonded to the silicon atom may be removed during a subsequent process of forming a silicon-containing layer (e.g., a poly-silicon layer, a silicon nitride layer, a silicon oxide layer, or a silicon-germanium layer).
  • a silicon-containing layer e.g., a poly-silicon layer, a silicon nitride layer, a silicon oxide layer, or a silicon-germanium layer.
  • elements constituting the silicon-containing layer may be bonded to the silicon atom from which the hydrogen atoms are removed.
  • FIGS. 2A , 2 B, and 2 C are cross-sectional views illustrating methods of forming a layer according to some embodiments of the inventive concepts.
  • a silicon atomic layer 3 is formed on a substrate 1 , as described with reference to FIG. 1A . Even though not illustrated in FIG. 2A , the oxide layer 5 may be additionally formed on the substrate 1 , as described with reference to FIG. 1B .
  • a poly-silicon layer 7 is formed on the silicon atomic layer 3 .
  • the silicon atomic layer 3 may act as a seed layer for the formation of the poly-silicon layer 7 .
  • a silicon precursor supplied for the formation of the silicon atomic layer 3 may be defined as a first silicon precursor, and a silicon precursor supplied for the formation of the poly-silicon layer 7 may be defined as a second silicon precursor.
  • the second silicon precursor may include at least one of monosilane (SiH 4 ), disilane (Si 2 H 6 ), or a high-grade silane (Si n H 2n+2 , where “n” is an integral number equal to or greater than 3).
  • the second silicon precursor is supplied to separate the hydrogen atom bonded to the silicon atom of the silicon atomic layer 3 .
  • a silicon atom of the second silicon may be bonded to the silicon atom of the silicon atomic layer 3 .
  • Each of the silicon atomic layer 3 and the poly-silicon layer 7 may be formed by a chemical vapor deposition (CVD) process or a low-pressure CVD process.
  • the silicon atomic layer 3 may be formed in advance within a process apparatus for forming the poly-silicon layer 7 .
  • a process recipe of the silicon atomic layer 3 may be the same as or similar to that of the poly-silicon layer 7 .
  • a process temperature of the silicon atomic layer 3 may be in a range of about 200° C. to about 600° C. In particular, the process temperature of the silicon atomic layer 3 may be in a range of about 200° C. to about 450° C.
  • a deposition rate of the silicon atomic layer 3 may be lowered to deteriorate a seed characteristic of the silicon atomic layer 3 . If the process temperature is higher than 450° C., the first silicon precursor may be decomposed to deteriorate the seed characteristic of the silicon atomic layer 3 .
  • At least one of Group III elements, Group V elements, or carbon may be supplied to dope the poly-silicon layer 7 .
  • a silicon atomic layer 3 corresponding to the single-layered silicon atomic layer of FIG. 1A is formed on a substrate 1 .
  • the oxide layer 5 of FIG. 1B may be additionally formed on the substrate 1 .
  • a non-silicon layer 9 corresponding to a single-layered atomic layer is formed on the silicon atomic layer 3 .
  • the non-silicon layer 9 may be formed by supplying a precursor including at least one element selected from a group consisting of oxygen, nitrogen, or germanium. The element may be bonded to the silicon of the silicon atomic layer 3 . At this time, the hydrogen bonded to the silicon may be removed.
  • the silicon atomic layer 3 and the non-silicon layer 9 may be alternately and repeatedly formed.
  • a silicon-containing layer 11 may be formed.
  • the silicon-containing layer 11 may be a silicon oxide layer, a silicon nitride layer, or a silicon-germanium layer.
  • the silicon precursor of the inventive concepts may be used as a silicon source for forming the silicon-containing layer 11 .
  • the process of forming the silicon-containing layer 11 may be a plasma-enhanced CVD (PECVD) process or an atomic layer deposition (ALD) process.
  • a process temperature of the PECVD process may be in a range of a room temperature to about 450° C.
  • a process temperature of the ALD process may be in a range of about 100° C. to about 450° C.
  • the process temperature of the ALD process is lower than 100° C., a deposition rate of the silicon atomic layer 3 may be low. If the process temperature of the ALD process is higher than 450° C., the silicon precursor may be decomposed to deteriorate an ALD characteristic.
  • a silicon atomic layer 3 corresponding to the single-layered silicon atomic layer of FIG. 1A is formed on a substrate 1 .
  • the oxide layer 5 of FIG. 1B may be additionally formed on the substrate 1 .
  • a silicon-containing layer 13 is formed on the silicon atomic layer 3 .
  • the silicon-containing layer 13 may be a silicon oxide layer, a silicon nitride layer, or a silicon-germanium layer. Any silicon precursor may be used when the silicon-containing layer 13 is formed.
  • a morphology or step coverage characteristic of the silicon-containing layer 13 may be improved by the existence of the silicon atomic layer 3 .
  • the silicon atomic layer 3 may function as a wetting layer.
  • a single-layered silicon atomic layer (or a seed layer) was formed using the silicon precursor of the inventive concepts on a bare wafer, and a poly-silicon layer was then deposited to prepare a sample according to the inventive concepts.
  • a single-layered silicon atomic layer was formed using a silicon precursor of a comparison example on a bare wafer, and a poly-silicon was then deposited to prepare a sample according to the comparison example.
  • a surface roughness of each of the deposited poly-silicon layers of the samples was measured. The surface roughness was measured according to a thickness of each of the deposited poly-silicon layers.
  • Dialkylaminodisilane was used as the silicon precursor of the inventive concepts.
  • Diisopropylaminosilane (C 3 H 7 ) 2 N—SiH 3 ) was used as the silicon precursor of the comparison example.
  • Monosilane (SiH 4 ) was supplied when the poly-silicon layer of each sample was deposited. The surface roughness was obtained by a root mean square method.
  • FIG. 3 is a graph illustrating the result of a first experimental example.
  • the surface roughness of the sample using the silicon precursor of the inventive concepts is smaller than that of the second sample using the silicon precursor of the comparison example in a substantially entire range of the thickness of the poly-silicon layer.
  • the surface roughness of the sample of the inventive concepts is very smaller than that of the sample of the comparison example in the event that the thickness of the poly-silicon layer is equal to or smaller than about 100 A (more particularly, 50 ⁇ ).
  • the surface roughness (or surface morphology) of the sample of the inventive concepts is equal to or smaller than 2 ⁇ .
  • a poly-silicon layer was directly deposited on a bare wafer to prepare a sample according to a first comparison example. In other words, a seed layer was not formed in the sample of the first comparison example.
  • a seed layer was formed using a silicon precursor of a comparison example on a bare wafer, and a poly-silicon layer was then deposited to prepare a sample according to a second comparison example.
  • a seed layer was formed using the silicon precursor of the inventive concepts on a bare wafer, and a poly-silicon was then deposited to prepare a sample according to the inventive concepts. A thickness of each poly-silicon layer according to a position was measured. Dialkylaminodisilane was used as the silicon precursor of the inventive concepts.
  • Diisopropylaminosilane (C 3 H 7 ) 2 N—SiH 3 ) was used as the silicon precursor of the second comparison example.
  • Monosilane (SiH 4 ) was supplied when the poly-silicon layers of each sample was deposited.
  • FIG. 4 is a graph illustrating the result of a second experimental example.
  • each of the wafers was loaded in a vertical furnace to deposit the poly-silicon layer. Since a reaction gas is supplied in the state the wafer is rotated in the vertical furnace, it may be relatively difficult to supply the reaction gas to a center of the wafer (e.g., a position of ‘0’ in FIG. 4 ). Thus, a deposited layer may be thin on the center of the wafer and may become progressively thicker toward an edge of the wafer (e.g., positions of ‘150’ and ‘ ⁇ 150’ in FIG. 4 ).
  • the poly-silicon layer is entirely thin in the sample of the first comparison example not having the seed layer, so it difficult to use the poly-silicon layer of the first comparison example. In addition, a deviation of the thickness of the poly-silicon layer of the first comparison is large, and thus, a uniformity of the poly-silicon layer is poor.
  • the poly-silicon layer is entirely thick but a uniformity of the poly-silicon according to a position is poor.
  • the poly-silicon layer has a sufficient thickness.
  • the poly-silicon layer according to the inventive concepts has a substantially uniform thickness. As a result, the silicon precursors of the inventive concepts are uniformly adsorbed on the wafer during the seed deposition process, so the poly-silicon layer of the inventive concepts has an excellent uniformity.
  • the substrate 1 may have a lower structure in which a recessed region is formed.
  • the silicon atomic layer 3 may conformally cover the uneven lower structure, and the poly-silicon layer 7 or the silicon-containing layer 11 or 13 formed on the silicon atomic layer 3 may have improved uniformity and step coverage property.
  • the recessed region may be a contact hole or an active hole for formation of an active pillar of a three-dimensional (3D) NAND flash memory device.
  • an aspect ratio of the recessed region may be 10:1 or more.
  • the layer may have the excellent step coverage property, uniformity and morphology.
  • the silicon precursor of the inventive concepts increases the number of silicon-hydrogen bonds as compared with the monosilane. Thus, an incubation time may be improved, and a surface morphology property of the seed layer may be 1 ⁇ or less. As a result, the silicon precursor according to the inventive concepts may overcome limitations of a process of forming a thin poly-silicon layer.
  • the method of forming the layer according to the inventive concepts may be applied to semiconductor fabricating processes such as, for example, a fabricating process of a dynamic random access memory (DRAM) device, a fabricating process of a 3D NAND flash memory device, and a double patterning process.
  • the silicon precursor of the inventive concepts also has an excellent adsorption property on a hydrocarbon layer, and thus, the method of forming the layer according to the inventive concepts may be applied to a semiconductor fabricating process including a chemical mechanical polishing (CMP) process using an etch selectivity between the hydrocarbon layer and a silicon layer.
  • CMP chemical mechanical polishing
  • FIGS. 5 to 11 are perspective views illustrating a method of fabricating a semiconductor device according to some embodiments of the inventive concepts.
  • a semiconductor device according to the present embodiment may be a DRAM device.
  • a device isolation layer 23 may be formed in a substrate 1 to define active regions AR.
  • the substrate 1 may be, for example, a silicon wafer substrate or a silicon-on-insulator (SOI) substrate.
  • the device isolation layer 23 may be formed using, for example, a shallow trench isolation (STI) technique.
  • the device isolation layer 23 may be formed of at least one of, for example, a silicon oxide layer, a silicon nitride layer, or a silicon oxynitride layer.
  • trenches may be formed in the substrate 1 and then the silicon atomic layer 3 of FIG. 1A may be conformally formed using the silicon precursor of the inventive concepts on the substrate 1 .
  • the active regions AR may have bar-shapes extending in a first direction D 1 .
  • first mask patterns (not shown) extending in a second direction D 2 intersecting the first direction D 1 may be formed on the substrate 1 , and the device isolation layer 23 and the substrate 1 of the active regions AR may be then etched using the first mask patterns as an etch mask to form first grooves G 1 .
  • the first mask patterns (not shown) may have linear shapes. At this time, an etch rate of the device isolation layer 23 may be higher than an etch rate of the substrate 1 by controlling an etch recipe. Thus, a bottom surface of the first groove G 1 may be uneven.
  • a gate insulating layer 25 may be formed on the substrate 1 exposed by the groove 1 .
  • the gate insulating layer 25 may be formed of, for example, a thermal oxide layer.
  • a conductive layer may be formed in the first groove G 1 having the gate insulating layer 25 and may be then recessed to form a word line WL. Subsequently, a first capping pattern 27 may be formed on the word line WL in the first groove G 1 .
  • the first capping pattern 27 may be formed of, for example, a silicon nitride layer and/or a silicon oxynitride layer.
  • the first mask patterns (not shown) may be removed, and an ion implantation process may be then performed to form first dopant injection regions 6 s and second dopant injection regions 6 d in the substrate 1 not covered with the first capping pattern 27 .
  • the first dopant injection regions 6 s and the second dopant injection regions 6 d may be doped with the dopants of the same conductivity type, e.g., N-type dopants.
  • a depth of the first dopant injection region 6 s may be different from that of the second dopant injection region 6 d.
  • a plurality of ion implantation processes may be performed to form the first and second dopant injection regions 6 s and 6 d having the depths different from each other.
  • a first insulating layer 29 may be formed on an entire surface of the substrate 1 .
  • the first insulating layer 29 may be formed of at least one of a silicon oxide layer, a silicon nitride layer, or a silicon oxynitride layer.
  • a second mask pattern (not shown) may be formed on the first insulating layer 29 , and the first insulating layer 29 may be patterned using the second mask pattern (not shown) as an etch mask to form openings H 1 exposing the second dopant injection regions 6 d.
  • the opening H 1 may have a width greater than that of the second dopant injection region 6 d.
  • the opening H 1 may expose the device isolation layer 23 and the first capping pattern 27 that are adjacent to the second dopant injection region 6 d.
  • the substrate 1 , the device isolation layer 23 , and the first capping pattern 27 which are exposed by the openings H 1 may be etched using the second mask pattern (not shown) as an etch mask to form bit line node contact holes DH.
  • a bottom surface of the bit line node contact hole DH is higher than a bottom surface of the second dopant injection region 6 d and a bottom surface of the first capping pattern 27 .
  • the second mask pattern (not shown) is removed after the formation of the bit line node contact hole DH.
  • a conductive layer 31 and a second capping layer 33 may be sequentially formed on the first insulating layer 29 .
  • the conductive layer 31 may fill the bit line node contact holes DH.
  • the second capping layer 33 and the conductive layer 31 may be successively patterned to form a plurality of second capping patterns 33 having linear shapes, bit lines BL under the second capping patterns 33 , and bit line node contacts DC (or bit line node contact plugs DC) in the bit line node contact holes DH.
  • Spacers 40 may be formed to cover sidewalls of the second capping patterns 33 , sidewalls of the bit lines BL, and sidewalls of the bit line node contacts DC.
  • the bit line BL may extend in a third direction D 3 intersecting the first and second directions D 1 and D 2 .
  • spaces between the bit lines BL may be filled with a second insulating layer 42 .
  • Portions of the second insulating layer 42 , the first insulating layer 29 , the substrate 1 , and the device isolation layer 23 may be removed to form storage node contact holes BH.
  • a conductive layer may be formed to fill the storage node contact holes BH, and a planarization process may be then performed on the conductive layer to form storage node contacts BC (or storage node contact plugs BC).
  • lower electrodes BE may be formed to be connected to the storage node contacts BC, Even though not illustrated in the drawings, a dielectric layer and an upper electrode may be formed on the lower electrodes BE.
  • the device isolation layer 23 , the insulating layers 25 , 29 , and 42 , and the capping layers 27 and 33 may be formed of a silicon oxide layer and/or a silicon nitride layer, and the silicon precursor of the inventive concepts may be used as silicon sources for the formation of the layers 23 , 25 , 29 , 42 , 27 and 33 .
  • the storage node contact BC, the bit line node contact DC, the word line WL, and/or the bit line BL may be formed of a poly-silicon layer doped with dopants.
  • a silicon seed layer may be formed using the silicon precursor of the inventive concept for the formation of the poly-silicon layers of the storage node contact BC, the bit line node contact DC, the word line WL, and/or the bit line BL.
  • the trench for the formation of the device isolation layer 23 and/or the groove for the formation of the word line WL may have a high aspect ratio.
  • the storage node contact hole BH may have a high aspect ratio.
  • this difficulty may be solved by the silicon precursor of the inventive concepts.
  • FIG. 12 is a plan view illustrating a semiconductor device according to other embodiments of the inventive concepts.
  • FIGS. 13 to 17 are cross-sectional views taken along a line A-A′ of FIG. 12 to illustrate a method of fabricating the semiconductor device of FIG. 12 .
  • a semiconductor device according to the present embodiment may be a vertical NAND flash memory device.
  • a buffer oxide layer 103 may be formed on a substrate 1 .
  • Sacrificial layers 105 and inter-gate insulating layers 107 may be alternately and repeatedly formed (or stacked) on the buffer oxide layer 103 .
  • the sacrificial layers 105 may be formed of a material having an etch rate different from that of the inter-gate insulating layers 107 .
  • each of the sacrificial layers 105 may be formed of a silicon nitride layer, and each of the inter-gate insulating layers 107 may be formed of a silicon oxide layer.
  • the inter-gate insulating layers 107 , the sacrificial layers 105 , and the buffer oxide layer 103 may be successively patterned to form active holes 109 exposing the substrate 1 .
  • An aspect ratio of the active hole 109 may be 10:1 or more.
  • a gate insulating layer 111 and a first active layer 113 may be sequentially on an entire surface of the substrate 1 having the active holes 109 .
  • the gate insulating layer 111 and the first active layer 113 may be conformally formed in the active holes 109 .
  • the gate insulating layer 111 may include at least a tunnel insulating layer and a data storage layer.
  • the tunnel insulating layer may be formed of a silicon oxide layer, and the data storage layer may be formed of a silicon nitride layer.
  • the gate insulating layer 111 may be formed using the method of forming the layer according to embodiments of the inventive concepts.
  • silicon precursor of the inventive concepts has the adsorption property that is substantially uniform on all of the substrate 1 formed of silicon, the sacrificial layer 105 formed of a silicon nitride layer and the inter-gate insulating layer 107 formed of a silicon oxide layer, the gate insulating layer 111 may have excellent step coverage property, morphology and uniformity.
  • the gate insulating layer 111 and the first active layer 113 may be anisotropically etched to form a gate insulating layer 111 and a first active layer 113 having spacer-shapes and to expose the substrate 1 of a bottom surface of the active hole 109 .
  • the first active layer 113 may be formed of a poly-silicon layer.
  • step coverage, morphology and uniformity properties of the first active layer 113 are very important. If these properties of the first active layer 113 are poor, a portion of the gate insulating layer 111 may be exposed and damaged during the anisotropic etching process. Thus, operating errors of a device may occur.
  • the first active layer 113 is formed using the method of forming the layer according to embodiments of the inventive concepts, so these properties of the first active layer 113 are excellent. Thus, the problems such as the operating errors may be prevented.
  • a second active layer 115 may be conformally formed, and a first filling insulation layer 117 may be formed to fill the active hole 109 .
  • the second active layer 115 may be formed of a poly-silicon layer using the method of forming the layer according to embodiments of the inventive concepts. Thereafter, a planarization process may be performed to form an active pillar AP.
  • the active pillar AP includes the first active layer 113 having the spacer-shape and the second active layer 115 planarized by the planarization process.
  • the gate insulating layer 113 , the active pillar AP, and the first filling insulation layer 117 may remain in the active hole 109 after the planarization process is performed.
  • the first filling insulation layer 117 may be formed of a silicon oxide layer.
  • the inter-gate insulating layers 107 , the sacrificial layers 105 and the buffer oxide layer 103 may be successively patterned to grooves 119 exposing the substrate 1 .
  • the grooves 119 are spaced apart from the active holes 109 .
  • An ion implantation process may be performed to form common source lines CSL in the substrate 1 exposed by the grooves 119 , and a drain region D may be formed in a top end portion of the active pillar AP.
  • an isotropic etching process may be performed to partially remove the sacrificial layers 105 through the grooves 119 .
  • an etchant may be provided to sidewall portions of the sacrificial layers 105 exposed by the grooves 119 .
  • a process time of the isotropic etching process may be controlled to the isotropic etching process before entire portions of the sacrificial layers 105 are removed.
  • portions of the sacrificial layers 105 which are far away from the groove 119 , may not be removed, so sacrificial patterns 105 p may remain.
  • the sacrificial patterns 105 p may be formed in a center region of a region between the grooves 119 adjacent to each other.
  • sidewalls of the sacrificial patterns 105 p may concavely formed by the isotropic etching process. This is because the etchant may more easily approach a central portion of the sidewall of the sacrificial pattern 105 p than edge portions (i.e., top and bottom portions) of the sidewall of the sacrificial pattern 105 p. Thus, the central portion of the sidewall of the sacrificial pattern 105 p may be more etched.
  • the sacrificial layers 105 may be partially etched to form empty spaces 119 a.
  • a high-k dielectric layer 122 may be conformally formed on the substrate 1 .
  • a conductive layer may be formed to fill the empty spaces 119 a.
  • the conductive layer may also be formed in the trenches 119 .
  • the conductive layer in the trenches 119 may be removed to form lower selection lines LSL, word lines WL, and upper selection lines USL.
  • second filling insulation patterns 120 may be formed in the grooves 119 .
  • bit lines BL may be formed to be connected to the drain regions D.
  • FIG. 18 is a schematic block diagram illustrating an electronic device including a semiconductor device according to embodiments of the inventive concepts.
  • an electronic device 1300 may be a personal digital assistant (PDA), a laptop computer, a portable computer, a web tablet, a wireless phone, a mobile phone, a digital music player, a cable/wireless electronic device, or a complex electronic device including at least two thereof.
  • the electronic device 1300 may include a controller 1310 , an input/output (I/O) unit 1320 (e.g., a keypad, a keyboard, and/or a display), a memory device 1330 and a wireless interface unit 1340 that communicate with each other through a data bus 1350 .
  • I/O input/output
  • the controller 1310 may include at least one of a microprocessor, a digital signal processor, a microcontroller, or other logic devices having a similar function to any one thereof.
  • the memory device 1330 may store data and/or commands executed by the controller 1310 .
  • the memory device 1330 may include at least one of semiconductor devices according to embodiments of the inventive concepts.
  • the electronic device 1300 may use the wireless interface unit 1340 to transmit electrical data to a wireless communication network communicating with a radio frequency (RF) signal or to receive electrical data from a communication network.
  • RF radio frequency
  • the wireless interface unit 1340 may include an antenna or a wireless transceiver.
  • the electronic device 1300 may be used in a communication interface protocol such as a communication system such as CDMA, GSM, NADC, E-TDMA, WCDMA, CDMA2000, Wi-Fi, Muni Wi-Fi, Bluetooth, DECT, Wireless USB, Flash-OFDM, IEEE 802.20, GPRS, iBurst, WiBro, WiMAX, WiMAX-Advanced, UMTS-TDD, HSPA, EVDO, LTE-Advanced, or MMDS.
  • a communication interface protocol such as a communication system such as CDMA, GSM, NADC, E-TDMA, WCDMA, CDMA2000, Wi-Fi, Muni Wi-Fi, Bluetooth, DECT, Wireless USB, Flash-OFDM, IEEE 802.20, GPRS, iBurst, WiBro, WiMAX, WiMAX-Advanced, UMTS-TDD, HSPA, EVDO, LTE-Advanced, or MMDS.
  • FIG. 19 is a schematic block diagram illustrating a memory system including a semiconductor device according to embodiments of the inventive concepts.
  • a memory card 1400 may include a memory device 1410 and a memory controller 1420 that store massive data.
  • the memory controller 1420 may read data from/store data into the memory device 1410 in response to read/write request of a host 1430 .
  • the memory controller 1420 may make an address mapping table for mapping an address provided from the host 1430 (e.g., a mobile device or a computer system) into a physical address of the memory device 1410 .
  • the memory device 1410 may include at least one of the semiconductor devices according to the above embodiments of the inventive concepts.
  • the silicon precursor includes a silane group including two or more silicon atoms.
  • the silicon precursor has a high and uniform adsorption property on surfaces of layers (e.g., a silicon layer, an oxide layer, and a nitride layer) that are mainly used when semiconductor devices are fabricated.
  • the layer having an excellent seed property may be provided.
  • the silicon precursor of the inventive concepts increases the number of silicon-hydrogen bonds as compared with the monosilane.
  • an incubation time may be improved, and a surface morphology property of the seed layer may be 1 ⁇ or less.
  • the silicon precursor according to the inventive concepts may overcome limitations of a process of forming a thin poly-silicon layer.
  • the layer may be formed using the silicon precursor, so the step coverage property of the layer may be improved.
  • the semiconductor device may be fabricated using the silicon precursor, and thus, it is possible to prevent a void from being formed in the contact hole or the active hole. As a result, reliability of the semiconductor device may be improved.

Abstract

The inventive concepts provide silicon precursors, methods of forming a layer using the same, and methods of fabricating a semiconductor device using the same. The silicon precursor includes a silane group including two or more silicon atoms. The silicon precursor has a high and uniform adsorption property on surfaces of layers (e.g., a silicon layer, an oxide layer, and a nitride layer) that are mainly used when semiconductor devices are fabricated.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This application claims priority under 35 U.S.C. §119 to Korean Patent Application No. 10-2014-0045575 filed on Apr. 16, 2014, the disclosure of which is hereby incorporated herein by reference in its entirety.
    • BACKGROUND
  • The inventive concepts relate to silicon precursors, methods of forming a layer using the same, and methods of fabricating a semiconductor device using the same.
  • As semiconductor devices have been highly integrated, widths and spaces of semiconductor patterns have been reduced. Recently, three-dimensional (3D) semiconductor devices including vertically stacked patterns have been developed to improve an integration degree of semiconductor devices, so aspect ratios of recessed regions (e.g., contact holes or trenches) have been increased in the 3D semiconductor devices. Thus, it may be difficult to uniformly and conformally form a layer in the recessed regions having the high aspect ratio.
    • SUMMARY
  • Embodiments of the inventive concepts may provide silicon precursors capable of providing an excellent seed property.
  • Embodiments of the inventive concepts may also provide methods of forming a layer having an improved step coverage property.
  • Embodiments of the inventive concepts may also provide methods of fabricating a semiconductor device capable of improving reliability.
  • In one aspect, a silicon precursor includes a chemical formula of R1—SixHy. In the chemical formula of R1—SixHy, “x” is an integral number equal to or greater than 2, “y” satisfies an equation y=2x+1, and “R1” includes at least one of an amino group, an alkyl group, a cyclopentadienyl (C5H5) group, or a halogen.
  • In some embodiments, the “R1” may be the amino group and has the following chemical formula 1.
  • Figure US20150303060A1-20151022-C00001
      • where each of “R2” and “R3” includes at least one of a methyl group, an ethyl group, a propyl group, an isopropyl group, or a butyl group.
  • In some embodiments, “SixHy” may have a linear structure or a branched structure.
  • In another aspect, a method of forming a layer may include: providing the silicon precursor of chemical formula of R1—SixHy on a substrate to form a single-layered silicon atomic layer. In the chemical formula of R1—SixHy, “x” is an integral number equal to or greater than 2, “y” satisfies an equation y=2x+1, and “R1” includes at least one of an amino group, an alkyl group, a cyclopentadienyl (C5H5) group, or a halogen.
  • In some embodiments, the method may further include: forming a silicon nitride layer, a silicon oxide layer, or a silicon-germanium layer on the silicon atomic layer.
  • In some embodiments, the method may further include: forming a poly-silicon layer on the silicon atomic layer by providing at least one of monosilane (SiH4), disilane (Si2H6), or a high-grade silane (SinH2n+2, where “n” is an integral number equal to or greater than 3).
  • In some embodiments, forming the poly-silicon layer may further include: doping the poly-silicon layer by providing at least one of Group III elements, Group V elements, or carbon.
  • In some embodiments, the method may further include: forming a non-silicon atomic layer on the silicon atomic layer. Forming the silicon atomic layer and forming the non-silicon atomic layer may be alternately and repeatedly performed, and the non-silicon atomic layer may be formed by providing a gas including oxygen, nitrogen, or germanium.
  • In some embodiments, the “R1” may be the amino group and has the following chemical formula 1.
  • Figure US20150303060A1-20151022-C00002
  • where each of “R2” and “R3” independently includes at least one of a methyl group, an ethyl group, a propyl group, an isopropyl group, a butyl group, or a tert-butyl group.
  • In some embodiments, the silicon precursor may be diisopropylaminodisilane (((CH3)2CH)2N—SiH2SiH3).
  • In some embodiments, the substrate may include an oxide layer formed thereon, and the silicon precursor may be provided on the oxide layer.
  • In still another aspect, a method of fabricating a semiconductor device may include: providing the silicon precursor of chemical formula of R1—SixHy on a substrate to form a single-layered silicon atomic layer. In the chemical formula of R1—SixHy, “x” is an integral number equal to or greater than 2, “y” satisfies an equation y=2x+1, and “R1” includes at least one of an amino group, an alkyl group, a cyclopentadienyl (C5H5) group, or a halogen.
  • In some embodiments, the method may further include: forming a lower structure including a recessed region on the substrate before the formation of the silicon atomic layer. The silicon atomic layer may be formed to conformally cover the lower structure.
  • In some embodiments, the recessed region may be a contact hole. In this case, forming the lower structure may include: forming an interlayer insulating layer covering the substrate; and patterning the interlayer insulating layer to form the contact hole.
  • In some embodiments, the method may further include: forming a poly-silicon layer filling the contact hole on the silicon atomic layer by providing at least one of monosilane (SiH4), disilane (Si2H6), or a high-grade silane (SinH2n+2, where “n” is an integral number equal to or greater than 3) after the formation of the silicon atomic layer.
  • In some embodiments, the method may further include: forming a contact plug including a portion of the poly-silicon layer in the contact hole; and forming a data storage element electrically connected to the contact plug. For example, the data storage element may be a capacitor.
  • In some embodiments, the recessed region may be an active hole. In this case, forming the lower structure may include: alternately and repeatedly stacking sacrificial layers and inter-gate insulating layers on the substrate; and successively patterning the inter-gate insulating layers and the sacrificial layers to form the active hole exposing the substrate.
  • In some embodiments, the method may further include: forming an active pillar covering a sidewall of the active hole after the formation of the silicon atomic layer, the active pillar having a cup-shape; and replacing the sacrificial layers with a conductive layer.
  • In some embodiments, forming the active pillar may include: conformally forming a poly-silicon layer on the silicon atomic layer by providing at least one of monosilane (SiH4), disilane (Si2H6), or a high-grade silane (SinH2n+2, where “n” is an integral number equal to or greater than 3). The poly-silicon layer may cover the sidewall of the active hole.
  • In some embodiments, the “R1” may be the amino group and has the following chemical formula 1.
  • Figure US20150303060A1-20151022-C00003
  • where each of “R2” and “R3” independently includes at least one of a methyl group, an ethyl group, a propyl group, an isopropyl group, a butyl group, or a tert-butyl group.
  • In some embodiments, the silicon precursor may be diisopropylaminodisilane (((CH3)2CH)2N—SiH2SiH3).
  • In some embodiments, the substrate may include an oxide layer formed thereon, and the silicon precursor may be provided on the oxide layer
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The inventive concepts will become more apparent in view of the attached drawings and accompanying detailed description.
  • FIGS. 1A and 1B are cross-sectional views illustrating adsorption processes of a silicon precursor according to some embodiments of the inventive concepts;
  • FIGS. 2A, 2B, and 2C are cross-sectional views illustrating methods of forming a layer according to some embodiments of the inventive concepts;
  • FIG. 3 is a graph illustrating the result of a first experimental example;
  • FIG. 4 is a graph illustrating the result of a second experimental example;
  • FIGS. 5 to 11 are perspective views illustrating a method of fabricating a semiconductor device according to some embodiments of the inventive concepts;
  • FIG. 12 is a plan view illustrating a semiconductor device according to other embodiments of the inventive concepts;
  • FIGS. 13 to 17 are cross-sectional views taken along a line A-A′ of FIG. 12 to illustrate a method of fabricating the semiconductor device of FIG. 12;
  • FIG. 18 is a schematic block diagram illustrating an electronic device including a semiconductor device according to embodiments of the inventive concepts; and
  • FIG. 19 is a schematic block diagram illustrating a memory system including a semiconductor device according to embodiments of the inventive concepts.
    •  DETAILED DESCRIPTION OF THE EMBODIMENTS
  • The inventive concepts will now be described more fully hereinafter with reference to the accompanying drawings, in which exemplary embodiments of the inventive concepts are shown. The advantages and features of the inventive concepts and methods of achieving them will be apparent from the following exemplary embodiments that will be described in more detail with reference to the accompanying drawings. It should be noted, however, that the inventive concepts are not limited to the following exemplary embodiments, and may be implemented in various forms. Accordingly, the exemplary embodiments are provided only to disclose the inventive concepts and let those skilled in the art know the category of the inventive concepts. In the drawings, embodiments of the inventive concepts are not limited to the specific examples provided herein and are exaggerated for clarity.
  • The terminology used herein is for the purpose of describing particular embodiments only and is not intended to limit the invention. As used herein, the singular terms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items. It will be understood that when an element is referred to as being “connected” or “coupled” to another element, it may be directly connected or coupled to the other element or intervening elements may be present.
  • Similarly, it will be understood that when an element such as a layer, region or substrate is referred to as being “on” another element, it can be directly on the other element or intervening elements may be present. In contrast, the term “directly” means that there are no intervening elements. It will be further understood that the terms “comprises”, “comprising,”, “includes” and/or “including”, when used herein, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
  • Additionally, the embodiment in the detailed description will be described with sectional views as ideal exemplary views of the inventive concepts. Accordingly, shapes of the exemplary views may be modified according to manufacturing techniques and/or allowable errors. Therefore, the embodiments of the inventive concepts are not limited to the specific shape illustrated in the exemplary views, but may include other shapes that may be created according to manufacturing processes. Areas exemplified in the drawings have general properties, and are used to illustrate specific shapes of elements. Thus, this should not be construed as limited to the scope of the inventive concepts.
  • It will be also understood that although the terms first, second, third etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another element. Thus, a first element in some embodiments could be termed a second element in other embodiments without departing from the teachings of the present invention. Exemplary embodiments of aspects of the present inventive concepts explained and illustrated herein include their complementary counterparts. The same reference numerals or the same reference designators denote the same elements throughout the specification.
  • Moreover, exemplary embodiments are described herein with reference to cross-sectional illustrations and/or plane illustrations that are idealized exemplary illustrations. Accordingly, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, exemplary embodiments should not be construed as limited to the shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an etching region illustrated as a rectangle will, typically, have rounded or curved features. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of example embodiments.
  • As appreciated by the present inventive entity, devices and methods of forming devices according to various embodiments described herein may be embodied in microelectronic devices such as integrated circuits, wherein a plurality of devices according to various embodiments described herein are integrated in the same microelectronic device. Accordingly, the cross-sectional view(s) illustrated herein may be replicated in two different directions, which need not be orthogonal, in the microelectronic device. Thus, a plan view of the microelectronic device that embodies devices according to various embodiments described herein may include a plurality of the devices in an array and/or in a two-dimensional pattern that is based on the functionality of the microelectronic device,
  • The devices according to various embodiments described herein may be interspersed among other devices depending on the functionality of the microelectronic device. Moreover, microelectronic devices according to various embodiments described herein may be replicated in a third direction that may be orthogonal to the two different directions, to provide three-dimensional integrated circuits.
  • Accordingly, the cross-sectional view(s) illustrated herein provide support for a plurality of devices according to various embodiments described herein that extend along two different directions in a plan view and/or in three different directions in a perspective view. For example, when a single active region is illustrated in a cross-sectional view of a device/structure, the device/structure may include a plurality of active regions and transistor structures (or memory cell structures, gate structures, etc., as appropriate to the case) thereon, as would be illustrated by a plan view of the device/structure.
  • A silicon precursor according to the inventive concepts has a chemical formula of R1—SixHy, where “x” is an integral number equal to or greater than 2, “y” satisfies an equation y=2x+1, and “R1” includes at least one of an amino group, an alkyl group, a cyclopentadienyl (C5H5) group, or a halogen.
  • In some embodiments, “R1” may be the amino group and may have a structure expressed by the following chemical formula 1.
  • Figure US20150303060A1-20151022-C00004
  • where each of “R2” and “R3” includes at least one of a methyl group, an ethyl group, a propyl group, an isopropyl group, or a butyl group.
  • “SixHy” may have a linear structure or a branched structure.
  • Next, a method of forming a layer using the silicon precursor of the inventive concepts will be described. FIGS. 1A and 1B are cross-sectional views illustrating adsorption processes of a silicon precursor according to some embodiments of the inventive concepts.
  • Referring to FIG. 1A, a substrate 1 is prepared. The substrate 1 may be, for example, a single-crystalline silicon wafer. Hydrogen may be bonded to a top surface of the substrate 1. For example, amino disilane (R1—SixHy, where “x” is 2, “y” is 5, and “R1” is the amino group) is supplied as the silicon precursor. In the event that the amino disilane is supplied to a top surface of the substrate 1, the amino group separates the hydrogen of the substrate 1 from the substrate 1. A disilanyl group of the amino disilane is bonded to a spot from which the hydrogen is separated. At this time, a bond between silicon atoms of the disilanyl group may be easily broken, and then the silicon atoms may be laterally diffused. The diffused silicon atoms may be adsorbed and bonded to the surface of the substrate 1. Thus, two silicon adsorption sites may be formed from one amino disilane. As a result, a single-layered silicon atomic layer 3 may be formed.
  • Alternatively, as illustrated in FIG. 1B, an oxide layer 5 may be disposed on the substrate 1. Hydroxyl groups (—OH) may be bonded to a top surface of the oxide layer 5. For example, the amino disilane (R1—SixHy, where “x” is 2, “y” is 5, and “R1” is the amino group) is supplied as the silicon precursor. In the event that the amino disilane is supplied to a top surface of the substrate 1, the amino group separates hydrogen from the hydroxyl group. The disilanyl group is adsorbed or bonded to a spot (e.g., an oxygen atom) from the hydrogen is separated. At this time, a bond between silicon atoms of the disilanyl group may be easily broken, and then the silicon atoms may be laterally diffused. The diffused silicon atoms may be adsorbed and bonded to the oxygen atoms of the top surface of the oxide layer 5. Thus, two silicon adsorption sites may be formed from one amino disilane. On the other hand, if monosilane (SiH4) is supplied as a silicon precursor, only one silicon adsorption site may be formed from one silicon precursor. However, the silicon precursor according to the embodiments of the inventive concepts may be supplied to quickly and uniformly the single-layered silicon atomic layer 3.
  • In the present embodiment, the disilane having two silicon atoms is described as an example. However, the inventive concepts are not limited thereto. If the silicon precursor according to the inventive concepts includes a high-grade silane including three or more silicon atoms, three or more silicon adsorption sites may be formed from one silicon precursor by the same principle as described above.
  • Hydrogen atoms are bonded to the silicon atom in the silicon atomic layer 3. However, the hydrogen atoms bonded to the silicon atom may be removed during a subsequent process of forming a silicon-containing layer (e.g., a poly-silicon layer, a silicon nitride layer, a silicon oxide layer, or a silicon-germanium layer). In addition, elements constituting the silicon-containing layer may be bonded to the silicon atom from which the hydrogen atoms are removed.
  • A method of forming a layer using the silicon precursor of the inventive concepts will be described hereinafter. FIGS. 2A, 2B, and 2C are cross-sectional views illustrating methods of forming a layer according to some embodiments of the inventive concepts.
  • Referring to FIG. 2A, a silicon atomic layer 3 is formed on a substrate 1, as described with reference to FIG. 1A. Even though not illustrated in FIG. 2A, the oxide layer 5 may be additionally formed on the substrate 1, as described with reference to FIG. 1B. A poly-silicon layer 7 is formed on the silicon atomic layer 3. The silicon atomic layer 3 may act as a seed layer for the formation of the poly-silicon layer 7. In the present embodiment, a silicon precursor supplied for the formation of the silicon atomic layer 3 may be defined as a first silicon precursor, and a silicon precursor supplied for the formation of the poly-silicon layer 7 may be defined as a second silicon precursor. All kinds of silanes may be used as the second silicon precursor regardless of the number of a silicon atom in the silane. In other embodiments, the second silicon precursor may include at least one of monosilane (SiH4), disilane (Si2H6), or a high-grade silane (SinH2n+2, where “n” is an integral number equal to or greater than 3). The second silicon precursor is supplied to separate the hydrogen atom bonded to the silicon atom of the silicon atomic layer 3. At this time, a silicon atom of the second silicon may be bonded to the silicon atom of the silicon atomic layer 3. Each of the silicon atomic layer 3 and the poly-silicon layer 7 may be formed by a chemical vapor deposition (CVD) process or a low-pressure CVD process. The silicon atomic layer 3 may be formed in advance within a process apparatus for forming the poly-silicon layer 7. At this time, a process recipe of the silicon atomic layer 3 may be the same as or similar to that of the poly-silicon layer 7. A process temperature of the silicon atomic layer 3 may be in a range of about 200° C. to about 600° C. In particular, the process temperature of the silicon atomic layer 3 may be in a range of about 200° C. to about 450° C. If the process temperature is lower than 200° C., a deposition rate of the silicon atomic layer 3 may be lowered to deteriorate a seed characteristic of the silicon atomic layer 3. If the process temperature is higher than 450° C., the first silicon precursor may be decomposed to deteriorate the seed characteristic of the silicon atomic layer 3.
  • During the formation of the poly-silicon layer 7, at least one of Group III elements, Group V elements, or carbon may be supplied to dope the poly-silicon layer 7.
  • Alternatively, referring to FIG. 2B, a silicon atomic layer 3 corresponding to the single-layered silicon atomic layer of FIG. 1A is formed on a substrate 1. Even though not illustrated in FIG. 2B, the oxide layer 5 of FIG. 1B may be additionally formed on the substrate 1. A non-silicon layer 9 corresponding to a single-layered atomic layer is formed on the silicon atomic layer 3. The non-silicon layer 9 may be formed by supplying a precursor including at least one element selected from a group consisting of oxygen, nitrogen, or germanium. The element may be bonded to the silicon of the silicon atomic layer 3. At this time, the hydrogen bonded to the silicon may be removed. The silicon atomic layer 3 and the non-silicon layer 9 may be alternately and repeatedly formed. Thus, a silicon-containing layer 11 may be formed. The silicon-containing layer 11 may be a silicon oxide layer, a silicon nitride layer, or a silicon-germanium layer. The silicon precursor of the inventive concepts may be used as a silicon source for forming the silicon-containing layer 11. The process of forming the silicon-containing layer 11 may be a plasma-enhanced CVD (PECVD) process or an atomic layer deposition (ALD) process. A process temperature of the PECVD process may be in a range of a room temperature to about 450° C. A process temperature of the ALD process may be in a range of about 100° C. to about 450° C. If the process temperature of the ALD process is lower than 100° C., a deposition rate of the silicon atomic layer 3 may be low. If the process temperature of the ALD process is higher than 450° C., the silicon precursor may be decomposed to deteriorate an ALD characteristic.
  • In still other embodiments, referring to FIG. 2C, a silicon atomic layer 3 corresponding to the single-layered silicon atomic layer of FIG. 1A is formed on a substrate 1. Even though not illustrated in FIG. 2C, the oxide layer 5 of FIG. 1B may be additionally formed on the substrate 1. A silicon-containing layer 13 is formed on the silicon atomic layer 3. The silicon-containing layer 13 may be a silicon oxide layer, a silicon nitride layer, or a silicon-germanium layer. Any silicon precursor may be used when the silicon-containing layer 13 is formed. A morphology or step coverage characteristic of the silicon-containing layer 13 may be improved by the existence of the silicon atomic layer 3. The silicon atomic layer 3 may function as a wetting layer.
    • [First Experimental Example]
  • Two samples were prepared in the present experimental example. A single-layered silicon atomic layer (or a seed layer) was formed using the silicon precursor of the inventive concepts on a bare wafer, and a poly-silicon layer was then deposited to prepare a sample according to the inventive concepts. A single-layered silicon atomic layer was formed using a silicon precursor of a comparison example on a bare wafer, and a poly-silicon was then deposited to prepare a sample according to the comparison example. A surface roughness of each of the deposited poly-silicon layers of the samples was measured. The surface roughness was measured according to a thickness of each of the deposited poly-silicon layers. Dialkylaminodisilane was used as the silicon precursor of the inventive concepts. Diisopropylaminosilane ((C3H7)2N—SiH3) was used as the silicon precursor of the comparison example. Monosilane (SiH4) was supplied when the poly-silicon layer of each sample was deposited. The surface roughness was obtained by a root mean square method.
  • FIG. 3 is a graph illustrating the result of a first experimental example. Referring to FIG. 3, the surface roughness of the sample using the silicon precursor of the inventive concepts is smaller than that of the second sample using the silicon precursor of the comparison example in a substantially entire range of the thickness of the poly-silicon layer. In particular, the surface roughness of the sample of the inventive concepts is very smaller than that of the sample of the comparison example in the event that the thickness of the poly-silicon layer is equal to or smaller than about 100 A (more particularly, 50 Å). The surface roughness (or surface morphology) of the sample of the inventive concepts is equal to or smaller than 2 Å. As a result, it is confirmed that the silicon precursors of the inventive concepts are uniformly adsorbed on a wafer during a seed deposition process to form the poly-silicon layer having excellent morphology.
    • [Second Experimental Example]
  • Three samples were prepared in the present experimental example. A poly-silicon layer was directly deposited on a bare wafer to prepare a sample according to a first comparison example. In other words, a seed layer was not formed in the sample of the first comparison example. A seed layer was formed using a silicon precursor of a comparison example on a bare wafer, and a poly-silicon layer was then deposited to prepare a sample according to a second comparison example. A seed layer was formed using the silicon precursor of the inventive concepts on a bare wafer, and a poly-silicon was then deposited to prepare a sample according to the inventive concepts. A thickness of each poly-silicon layer according to a position was measured. Dialkylaminodisilane was used as the silicon precursor of the inventive concepts. Diisopropylaminosilane ((C3H7)2N—SiH3) was used as the silicon precursor of the second comparison example. Monosilane (SiH4) was supplied when the poly-silicon layers of each sample was deposited.
  • FIG. 4 is a graph illustrating the result of a second experimental example. Referring to FIG. 4, each of the wafers was loaded in a vertical furnace to deposit the poly-silicon layer. Since a reaction gas is supplied in the state the wafer is rotated in the vertical furnace, it may be relatively difficult to supply the reaction gas to a center of the wafer (e.g., a position of ‘0’ in FIG. 4). Thus, a deposited layer may be thin on the center of the wafer and may become progressively thicker toward an edge of the wafer (e.g., positions of ‘150’ and ‘−150’ in FIG. 4). The poly-silicon layer is entirely thin in the sample of the first comparison example not having the seed layer, so it difficult to use the poly-silicon layer of the first comparison example. In addition, a deviation of the thickness of the poly-silicon layer of the first comparison is large, and thus, a uniformity of the poly-silicon layer is poor. In the sample of the second comparison example, the poly-silicon layer is entirely thick but a uniformity of the poly-silicon according to a position is poor. In the sample of the inventive concepts, the poly-silicon layer has a sufficient thickness. In addition, the poly-silicon layer according to the inventive concepts has a substantially uniform thickness. As a result, the silicon precursors of the inventive concepts are uniformly adsorbed on the wafer during the seed deposition process, so the poly-silicon layer of the inventive concepts has an excellent uniformity.
  • Even though not illustrated in FIGS. 2A, 2B, and 2C, the substrate 1 may have a lower structure in which a recessed region is formed. The silicon atomic layer 3 may conformally cover the uneven lower structure, and the poly-silicon layer 7 or the silicon-containing layer 11 or 13 formed on the silicon atomic layer 3 may have improved uniformity and step coverage property. The recessed region may be a contact hole or an active hole for formation of an active pillar of a three-dimensional (3D) NAND flash memory device. In this case, an aspect ratio of the recessed region may be 10:1 or more. In the event that a layer is formed using the silicon precursor of the inventive concepts in the recessed region having the high aspect ratio, the layer may have the excellent step coverage property, uniformity and morphology. The silicon precursor of the inventive concepts increases the number of silicon-hydrogen bonds as compared with the monosilane. Thus, an incubation time may be improved, and a surface morphology property of the seed layer may be 1 Å or less. As a result, the silicon precursor according to the inventive concepts may overcome limitations of a process of forming a thin poly-silicon layer.
  • The method of forming the layer according to the inventive concepts may be applied to semiconductor fabricating processes such as, for example, a fabricating process of a dynamic random access memory (DRAM) device, a fabricating process of a 3D NAND flash memory device, and a double patterning process. The silicon precursor of the inventive concepts also has an excellent adsorption property on a hydrocarbon layer, and thus, the method of forming the layer according to the inventive concepts may be applied to a semiconductor fabricating process including a chemical mechanical polishing (CMP) process using an etch selectivity between the hydrocarbon layer and a silicon layer.
  • FIGS. 5 to 11 are perspective views illustrating a method of fabricating a semiconductor device according to some embodiments of the inventive concepts. A semiconductor device according to the present embodiment may be a DRAM device.
  • Referring to FIG. 5, a device isolation layer 23 may be formed in a substrate 1 to define active regions AR. The substrate 1 may be, for example, a silicon wafer substrate or a silicon-on-insulator (SOI) substrate. The device isolation layer 23 may be formed using, for example, a shallow trench isolation (STI) technique. The device isolation layer 23 may be formed of at least one of, for example, a silicon oxide layer, a silicon nitride layer, or a silicon oxynitride layer. Before the formation of the device isolation layer 23, trenches may be formed in the substrate 1 and then the silicon atomic layer 3 of FIG. 1A may be conformally formed using the silicon precursor of the inventive concepts on the substrate 1. The active regions AR may have bar-shapes extending in a first direction D1.
  • Referring to FIG. 6, first mask patterns (not shown) extending in a second direction D2 intersecting the first direction D1 may be formed on the substrate 1, and the device isolation layer 23 and the substrate 1 of the active regions AR may be then etched using the first mask patterns as an etch mask to form first grooves G1. The first mask patterns (not shown) may have linear shapes. At this time, an etch rate of the device isolation layer 23 may be higher than an etch rate of the substrate 1 by controlling an etch recipe. Thus, a bottom surface of the first groove G1 may be uneven. A gate insulating layer 25 may be formed on the substrate 1 exposed by the groove 1. The gate insulating layer 25 may be formed of, for example, a thermal oxide layer. A conductive layer may be formed in the first groove G1 having the gate insulating layer 25 and may be then recessed to form a word line WL. Subsequently, a first capping pattern 27 may be formed on the word line WL in the first groove G1. The first capping pattern 27 may be formed of, for example, a silicon nitride layer and/or a silicon oxynitride layer. The first mask patterns (not shown) may be removed, and an ion implantation process may be then performed to form first dopant injection regions 6 s and second dopant injection regions 6 d in the substrate 1 not covered with the first capping pattern 27. The first dopant injection regions 6 s and the second dopant injection regions 6 d may be doped with the dopants of the same conductivity type, e.g., N-type dopants. A depth of the first dopant injection region 6 s may be different from that of the second dopant injection region 6 d. A plurality of ion implantation processes may be performed to form the first and second dopant injection regions 6 s and 6 d having the depths different from each other.
  • Referring to FIG. 7, a first insulating layer 29 may be formed on an entire surface of the substrate 1. The first insulating layer 29 may be formed of at least one of a silicon oxide layer, a silicon nitride layer, or a silicon oxynitride layer. A second mask pattern (not shown) may be formed on the first insulating layer 29, and the first insulating layer 29 may be patterned using the second mask pattern (not shown) as an etch mask to form openings H1 exposing the second dopant injection regions 6 d. The opening H1 may have a width greater than that of the second dopant injection region 6 d. Thus, the opening H1 may expose the device isolation layer 23 and the first capping pattern 27 that are adjacent to the second dopant injection region 6 d.
  • Referring to FIG. 8, the substrate 1, the device isolation layer 23, and the first capping pattern 27 which are exposed by the openings H1 may be etched using the second mask pattern (not shown) as an etch mask to form bit line node contact holes DH. A bottom surface of the bit line node contact hole DH is higher than a bottom surface of the second dopant injection region 6 d and a bottom surface of the first capping pattern 27. The second mask pattern (not shown) is removed after the formation of the bit line node contact hole DH. Thereafter, a conductive layer 31 and a second capping layer 33 may be sequentially formed on the first insulating layer 29. The conductive layer 31 may fill the bit line node contact holes DH.
  • Referring to FIG. 9, the second capping layer 33 and the conductive layer 31 may be successively patterned to form a plurality of second capping patterns 33 having linear shapes, bit lines BL under the second capping patterns 33, and bit line node contacts DC (or bit line node contact plugs DC) in the bit line node contact holes DH. Spacers 40 may be formed to cover sidewalls of the second capping patterns 33, sidewalls of the bit lines BL, and sidewalls of the bit line node contacts DC. The bit line BL may extend in a third direction D3 intersecting the first and second directions D1 and D2.
  • Referring to FIG. 10, spaces between the bit lines BL may be filled with a second insulating layer 42. Portions of the second insulating layer 42, the first insulating layer 29, the substrate 1, and the device isolation layer 23 may be removed to form storage node contact holes BH. A conductive layer may be formed to fill the storage node contact holes BH, and a planarization process may be then performed on the conductive layer to form storage node contacts BC (or storage node contact plugs BC).
  • Referring to FIG. 11, lower electrodes BE may be formed to be connected to the storage node contacts BC, Even though not illustrated in the drawings, a dielectric layer and an upper electrode may be formed on the lower electrodes BE.
  • In the present embodiment, the device isolation layer 23, the insulating layers 25, 29, and 42, and the capping layers 27 and 33 may be formed of a silicon oxide layer and/or a silicon nitride layer, and the silicon precursor of the inventive concepts may be used as silicon sources for the formation of the layers 23, 25, 29, 42, 27 and 33. In the present embodiment, the storage node contact BC, the bit line node contact DC, the word line WL, and/or the bit line BL may be formed of a poly-silicon layer doped with dopants. In this case, a silicon seed layer may be formed using the silicon precursor of the inventive concept for the formation of the poly-silicon layers of the storage node contact BC, the bit line node contact DC, the word line WL, and/or the bit line BL. In particular, since the DRAM device according to the present embodiment includes a buried word line, the trench for the formation of the device isolation layer 23 and/or the groove for the formation of the word line WL may have a high aspect ratio. In addition, the storage node contact hole BH may have a high aspect ratio. Generally, it may be difficult to fill a recessed region having a high aspect ratio with a material layer without a void. However, this difficulty may be solved by the silicon precursor of the inventive concepts.
  • FIG. 12 is a plan view illustrating a semiconductor device according to other embodiments of the inventive concepts. FIGS. 13 to 17 are cross-sectional views taken along a line A-A′ of FIG. 12 to illustrate a method of fabricating the semiconductor device of FIG. 12. A semiconductor device according to the present embodiment may be a vertical NAND flash memory device.
  • Referring to FIGS. 12 and 13, a buffer oxide layer 103 may be formed on a substrate 1. Sacrificial layers 105 and inter-gate insulating layers 107 may be alternately and repeatedly formed (or stacked) on the buffer oxide layer 103. The sacrificial layers 105 may be formed of a material having an etch rate different from that of the inter-gate insulating layers 107. For example, each of the sacrificial layers 105 may be formed of a silicon nitride layer, and each of the inter-gate insulating layers 107 may be formed of a silicon oxide layer. The inter-gate insulating layers 107, the sacrificial layers 105, and the buffer oxide layer 103 may be successively patterned to form active holes 109 exposing the substrate 1. An aspect ratio of the active hole 109 may be 10:1 or more.
  • Referring to FIGS. 12 and 14, a gate insulating layer 111 and a first active layer 113 may be sequentially on an entire surface of the substrate 1 having the active holes 109. The gate insulating layer 111 and the first active layer 113 may be conformally formed in the active holes 109. The gate insulating layer 111 may include at least a tunnel insulating layer and a data storage layer. The tunnel insulating layer may be formed of a silicon oxide layer, and the data storage layer may be formed of a silicon nitride layer. The gate insulating layer 111 may be formed using the method of forming the layer according to embodiments of the inventive concepts. Since silicon precursor of the inventive concepts has the adsorption property that is substantially uniform on all of the substrate 1 formed of silicon, the sacrificial layer 105 formed of a silicon nitride layer and the inter-gate insulating layer 107 formed of a silicon oxide layer, the gate insulating layer 111 may have excellent step coverage property, morphology and uniformity. The gate insulating layer 111 and the first active layer 113 may be anisotropically etched to form a gate insulating layer 111 and a first active layer 113 having spacer-shapes and to expose the substrate 1 of a bottom surface of the active hole 109. The first active layer 113 may be formed of a poly-silicon layer. In this case, step coverage, morphology and uniformity properties of the first active layer 113 are very important. If these properties of the first active layer 113 are poor, a portion of the gate insulating layer 111 may be exposed and damaged during the anisotropic etching process. Thus, operating errors of a device may occur. However, the first active layer 113 is formed using the method of forming the layer according to embodiments of the inventive concepts, so these properties of the first active layer 113 are excellent. Thus, the problems such as the operating errors may be prevented. Subsequently, a second active layer 115 may be conformally formed, and a first filling insulation layer 117 may be formed to fill the active hole 109. The second active layer 115 may be formed of a poly-silicon layer using the method of forming the layer according to embodiments of the inventive concepts. Thereafter, a planarization process may be performed to form an active pillar AP. The active pillar AP includes the first active layer 113 having the spacer-shape and the second active layer 115 planarized by the planarization process. The gate insulating layer 113, the active pillar AP, and the first filling insulation layer 117 may remain in the active hole 109 after the planarization process is performed. The first filling insulation layer 117 may be formed of a silicon oxide layer.
  • Referring to FIGS. 12 and 15, the inter-gate insulating layers 107, the sacrificial layers 105 and the buffer oxide layer 103 may be successively patterned to grooves 119 exposing the substrate 1. The grooves 119 are spaced apart from the active holes 109. An ion implantation process may be performed to form common source lines CSL in the substrate 1 exposed by the grooves 119, and a drain region D may be formed in a top end portion of the active pillar AP.
  • Referring to FIGS. 12 and 16, an isotropic etching process may be performed to partially remove the sacrificial layers 105 through the grooves 119. During the isotropic etching process, an etchant may be provided to sidewall portions of the sacrificial layers 105 exposed by the grooves 119. At this time, a process time of the isotropic etching process may be controlled to the isotropic etching process before entire portions of the sacrificial layers 105 are removed. Thus, portions of the sacrificial layers 105, which are far away from the groove 119, may not be removed, so sacrificial patterns 105 p may remain. The sacrificial patterns 105 p may be formed in a center region of a region between the grooves 119 adjacent to each other. In addition, sidewalls of the sacrificial patterns 105 p may concavely formed by the isotropic etching process. This is because the etchant may more easily approach a central portion of the sidewall of the sacrificial pattern 105 p than edge portions (i.e., top and bottom portions) of the sidewall of the sacrificial pattern 105 p. Thus, the central portion of the sidewall of the sacrificial pattern 105 p may be more etched. By the isotropic etching process, the sacrificial layers 105 may be partially etched to form empty spaces 119 a.
  • Referring to FIGS. 12 and 17, a high-k dielectric layer 122 may be conformally formed on the substrate 1. Subsequently, a conductive layer may be formed to fill the empty spaces 119 a. At this time, the conductive layer may also be formed in the trenches 119. The conductive layer in the trenches 119 may be removed to form lower selection lines LSL, word lines WL, and upper selection lines USL. Thereafter, second filling insulation patterns 120 may be formed in the grooves 119. Subsequently, bit lines BL may be formed to be connected to the drain regions D.
  • FIG. 18 is a schematic block diagram illustrating an electronic device including a semiconductor device according to embodiments of the inventive concepts.
  • Referring to FIG. 18, an electronic device 1300 according to embodiments of the inventive concepts may be a personal digital assistant (PDA), a laptop computer, a portable computer, a web tablet, a wireless phone, a mobile phone, a digital music player, a cable/wireless electronic device, or a complex electronic device including at least two thereof. The electronic device 1300 may include a controller 1310, an input/output (I/O) unit 1320 (e.g., a keypad, a keyboard, and/or a display), a memory device 1330 and a wireless interface unit 1340 that communicate with each other through a data bus 1350. For example, the controller 1310 may include at least one of a microprocessor, a digital signal processor, a microcontroller, or other logic devices having a similar function to any one thereof. The memory device 1330 may store data and/or commands executed by the controller 1310. The memory device 1330 may include at least one of semiconductor devices according to embodiments of the inventive concepts. The electronic device 1300 may use the wireless interface unit 1340 to transmit electrical data to a wireless communication network communicating with a radio frequency (RF) signal or to receive electrical data from a communication network. For example, the wireless interface unit 1340 may include an antenna or a wireless transceiver. The electronic device 1300 may be used in a communication interface protocol such as a communication system such as CDMA, GSM, NADC, E-TDMA, WCDMA, CDMA2000, Wi-Fi, Muni Wi-Fi, Bluetooth, DECT, Wireless USB, Flash-OFDM, IEEE 802.20, GPRS, iBurst, WiBro, WiMAX, WiMAX-Advanced, UMTS-TDD, HSPA, EVDO, LTE-Advanced, or MMDS.
  • FIG. 19 is a schematic block diagram illustrating a memory system including a semiconductor device according to embodiments of the inventive concepts.
  • Referring to FIG. 19, the semiconductor devices according to embodiments of the inventive concepts may be used to realize a memory system. A memory card 1400 may include a memory device 1410 and a memory controller 1420 that store massive data. The memory controller 1420 may read data from/store data into the memory device 1410 in response to read/write request of a host 1430. The memory controller 1420 may make an address mapping table for mapping an address provided from the host 1430 (e.g., a mobile device or a computer system) into a physical address of the memory device 1410. The memory device 1410 may include at least one of the semiconductor devices according to the above embodiments of the inventive concepts.
  • According to some embodiments of the inventive concepts, the silicon precursor includes a silane group including two or more silicon atoms. The silicon precursor has a high and uniform adsorption property on surfaces of layers (e.g., a silicon layer, an oxide layer, and a nitride layer) that are mainly used when semiconductor devices are fabricated. Thus, the layer having an excellent seed property may be provided. In addition, the silicon precursor of the inventive concepts increases the number of silicon-hydrogen bonds as compared with the monosilane. Thus, an incubation time may be improved, and a surface morphology property of the seed layer may be 1 Å or less. As a result, the silicon precursor according to the inventive concepts may overcome limitations of a process of forming a thin poly-silicon layer.
  • According to other embodiments of the inventive concepts, the layer may be formed using the silicon precursor, so the step coverage property of the layer may be improved.
  • According to still embodiments of the inventive concepts, the semiconductor device may be fabricated using the silicon precursor, and thus, it is possible to prevent a void from being formed in the contact hole or the active hole. As a result, reliability of the semiconductor device may be improved.
  • While the inventive concepts have been described with reference to example embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirits and scopes of the inventive concepts. Therefore, it should be understood that the above embodiments are not limiting, but illustrative. Thus, the scopes of the inventive concepts are to be determined by the broadest permissible interpretation of the following claims and their equivalents, and shall not be restricted or limited by the foregoing description.

Claims (20)

What is claimed is:
1. A method of forming a layer, the method comprising:
providing a silicon precursor having a chemical formula of R1—SixHy, on a substrate to form a single-layered silicon atomic layer, wherein x is an integral number equal to or greater than 2, y satisfies an equation having a formula of y=2x+1, and R1 includes at least one of an amino group, an alkyl group, a cyclopentadienyl (C5H5) group, or a halogen.
2. The method of claim 1, further comprising:
forming a silicon nitride layer, a silicon oxide layer, or a silicon-germanium layer on the single-layered silicon atomic layer.
3. The method of claim 1, further comprising:
forming a poly-silicon layer on the single-layered silicon atomic layer by providing at least one of monosilane (SiH4), disilane (Si2H6), or a high-grade silane having a chemical formula of SinH2n+2, wherein n is an integral number equal to or greater than 3.
4. The method of claim 3, wherein forming the poly-silicon layer further comprises:
doping the poly-silicon layer by providing at least one of Group III elements, Group V elements, or carbon.
5. The method of claim 1, further comprising:
forming a non-silicon atomic layer on the single-layered silicon atomic layer,
wherein forming the single-layered silicon atomic layer and forming the non-silicon atomic layer are alternately and repeatedly performed, and
wherein the non-silicon atomic layer is formed by providing a gas including oxygen, nitrogen, or germanium.
6. The method of claim 1, wherein R1 has the following chemical formula 1,
Figure US20150303060A1-20151022-C00005
wherein each of R2 and R3 independently include at least one of a methyl group, an ethyl group, a propyl group, an isopropyl group, a butyl group, or a tert-butyl group.
7. The method of claim 1, wherein the silicon precursor is diisopropylaminodisilane (((CH3)2CH)2N—SiH2SiH3).
8. The method of claim 1, wherein the substrate includes an oxide layer formed thereon, and
wherein the silicon precursor is provided on the oxide layer.
9. A method of fabricating a semiconductor device, the method comprising:
providing a silicon precursor having a chemical formula of R1—SixHy on a substrate to form a single-layered silicon atomic layer, wherein x is an integral number equal to or greater than 2, y satisfies an equation having a formula of y=2x+1, and R1 includes at least one of an amino group, an alkyl group, a cyclopentadienyl (C5H5) group, or a halogen.
10. The method of claim 9, further comprising:
forming a lower structure including a recessed region on the substrate before the formation of the single-layered silicon atomic layer,
wherein the single-layered silicon atomic layer is formed to conformally cover the lower structure.
11. The method of claim 10, wherein the recessed region is a contact hole, and
wherein forming the lower structure comprises:
forming an interlayer insulating layer covering the substrate; and
patterning the interlayer insulating layer to form the contact hole.
12. The method of claim 11, further comprising:
after the formation of the single-layered silicon atomic layer, forming a poly-silicon layer filling the contact hole on the single-layered silicon atomic layer by providing at least one of monosilane (SiH4), disilane (Si2H6), or a high-grade silane having a chemical formula of SinH2n+2, wherein n is an integral number equal to or greater than 3.
13. The method of claim 12, further comprising:
forming a contact plug including a portion of the poly-silicon layer in the contact hole; and
forming a data storage element electrically connected to the contact plug.
14. The method of claim 10, wherein the recessed region is an active hole, and
wherein forming the lower structure comprises:
alternately and repeatedly stacking sacrificial layers and inter-gate insulating layers on the substrate; and
successively patterning the inter-gate insulating layers and the sacrificial layers to form the active hole exposing the substrate.
15. The method of claim 14, further comprising:
forming an active pillar covering a sidewall of the active hole after the formation of the single-layered silicon atomic layer, the active pillar having a cup-shape; and
replacing the sacrificial layers with a conductive layer.
16. The method of claim 15, wherein forming the active pillar comprises:
conformally forming a poly-silicon layer on the single-layered silicon atomic layer by providing at least one of monosilane (SiH4), disilane (Si2H6), or a high-grade silane having a chemical formula of SinH2n+2, wherein n is an integral number equal to or greater than 3, the poly-silicon layer covering the sidewall of the active hole.
17. The method of claim 9, wherein R1 has the following chemical formula 1,
Figure US20150303060A1-20151022-C00006
wherein each of R2 and R3 independently include at least one of a methyl group, an ethyl group, a propyl group, an isopropyl group, or a butyl group.
18. The method of claim 10, wherein R1 has the following chemical formula 1,
Figure US20150303060A1-20151022-C00007
wherein each of R2 and R3 independently include at least one of a methyl group, an ethyl group, a propyl group, an isopropyl group, or a butyl group.
19. The method of claim 9, wherein the silicon precursor is diisopropylaminodisilane (((CH3)2CH)2N—SiH2SiH3).
20. The method of claim 9, wherein the substrate includes an oxide layer formed thereon, and
wherein the silicon precursor is provided on the oxide layer.
US14/602,671 2014-04-16 2015-01-22 Silicon precursor, method of forming a layer using the same, and method of fabricating semiconductor device using the same Abandoned US20150303060A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/223,685 US9899392B2 (en) 2014-04-16 2016-07-29 Silicon precursor, method of forming a layer using the same, and method of fabricating semiconductor device using the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2014-0045575 2014-04-16
KR20140045575 2014-04-16

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US15/223,685 Division US9899392B2 (en) 2014-04-16 2016-07-29 Silicon precursor, method of forming a layer using the same, and method of fabricating semiconductor device using the same

Publications (1)

Publication Number Publication Date
US20150303060A1 true US20150303060A1 (en) 2015-10-22

Family

ID=54322615

Family Applications (2)

Application Number Title Priority Date Filing Date
US14/602,671 Abandoned US20150303060A1 (en) 2014-04-16 2015-01-22 Silicon precursor, method of forming a layer using the same, and method of fabricating semiconductor device using the same
US15/223,685 Active US9899392B2 (en) 2014-04-16 2016-07-29 Silicon precursor, method of forming a layer using the same, and method of fabricating semiconductor device using the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US15/223,685 Active US9899392B2 (en) 2014-04-16 2016-07-29 Silicon precursor, method of forming a layer using the same, and method of fabricating semiconductor device using the same

Country Status (2)

Country Link
US (2) US20150303060A1 (en)
KR (1) KR102423884B1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10049882B1 (en) 2017-01-25 2018-08-14 Samsung Electronics Co., Ltd. Method for fabricating semiconductor device including forming a dielectric layer on a structure having a height difference using ALD
CN112071858A (en) * 2020-09-03 2020-12-11 长江存储科技有限责任公司 Three-dimensional memory and preparation method thereof
US20210327891A1 (en) * 2020-04-16 2021-10-21 Applied Materials, Inc. Stack for 3d-nand memory cell
CN115637417A (en) * 2021-07-19 2023-01-24 南亚科技股份有限公司 Method for fabricating semiconductor structure

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101831936B1 (en) * 2011-12-22 2018-02-26 삼성전자주식회사 Method for forming a thin film and method for manufacturing a semiconductor device by using the same
WO2018119121A1 (en) * 2016-12-21 2018-06-28 Applied Materials, Inc. Conformal hermetic film deposition by cvd
KR102604059B1 (en) * 2020-12-18 2023-11-17 삼성전자주식회사 Manufacturing method of semiconductor device

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060286775A1 (en) * 2005-06-21 2006-12-21 Singh Kaushal K Method for forming silicon-containing materials during a photoexcitation deposition process
US7540920B2 (en) * 2002-10-18 2009-06-02 Applied Materials, Inc. Silicon-containing layer deposition with silicon compounds
US20090209081A1 (en) * 2007-12-21 2009-08-20 Asm International N.V. Silicon Dioxide Thin Films by ALD
US20130323435A1 (en) * 2012-06-01 2013-12-05 Air Products And Chemicals, Inc. Organoaminodisilane precursors and methods for depositing films comprising same
US20130344248A1 (en) * 2012-06-22 2013-12-26 Tokyo Electron Limited Method for depositing dielectric films
US9076651B1 (en) * 2013-12-20 2015-07-07 Intermolecular, Inc. Gate stacks and ohmic contacts for SiC devices
US9111897B2 (en) * 2012-04-13 2015-08-18 Samsung Electronics Co., Ltd. Methods of forming a polysilicon layer and methods of manufacturing semiconductor devices

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5700400A (en) * 1993-06-15 1997-12-23 Nippon Oil Co., Ltd. Method for producing a semiconducting material
JP4116283B2 (en) 2001-11-30 2008-07-09 レール・リキード−ソシエテ・アノニム・プール・レテュード・エ・レクスプロワタシオン・デ・プロセデ・ジョルジュ・クロード Hexakis (monohydrocarbylamino) disilane and process for producing the same
US7531679B2 (en) 2002-11-14 2009-05-12 Advanced Technology Materials, Inc. Composition and method for low temperature deposition of silicon-containing films such as films including silicon nitride, silicon dioxide and/or silicon-oxynitride
US7972663B2 (en) 2002-12-20 2011-07-05 Applied Materials, Inc. Method and apparatus for forming a high quality low temperature silicon nitride layer
US7579496B2 (en) 2003-10-10 2009-08-25 Advanced Technology Materials, Inc. Monosilane or disilane derivatives and method for low temperature deposition of silicon-containing films using the same
US8501594B2 (en) * 2003-10-10 2013-08-06 Applied Materials, Inc. Methods for forming silicon germanium layers
US20050227017A1 (en) 2003-10-31 2005-10-13 Yoshihide Senzaki Low temperature deposition of silicon nitride
JP2006096675A (en) 2004-09-28 2006-04-13 L'air Liquide Sa Pour L'etude & L'exploitation Des Procede S Georges Claude New amino-disilane and method for forming silicon carbonitride film
JP2007235093A (en) 2006-01-31 2007-09-13 Toshiba Corp Method for manufacturing semiconductor device
US8377511B2 (en) 2006-04-03 2013-02-19 L'air Liquide Societe Anonyme Pour L'etude Et L'exploitation Des Procedes Georges Claude Method for depositing silicon nitride films and/or silicon oxynitride films by chemical vapor deposition
US20100203243A1 (en) * 2007-12-27 2010-08-12 Applied Materials, Inc. Method for forming a polysilicon film
US8367528B2 (en) * 2009-11-17 2013-02-05 Asm America, Inc. Cyclical epitaxial deposition and etch
JP4967066B2 (en) * 2010-04-27 2012-07-04 東京エレクトロン株式会社 Method and apparatus for forming amorphous silicon film
JP5573772B2 (en) * 2010-06-22 2014-08-20 東京エレクトロン株式会社 Film forming method and film forming apparatus
JP5514162B2 (en) * 2011-07-22 2014-06-04 東京エレクトロン株式会社 Method and apparatus for forming amorphous silicon film
JP5741382B2 (en) 2011-09-30 2015-07-01 東京エレクトロン株式会社 Thin film forming method and film forming apparatus
JP5793398B2 (en) 2011-10-28 2015-10-14 東京エレクトロン株式会社 Method for forming seed layer and method for forming silicon-containing thin film

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7540920B2 (en) * 2002-10-18 2009-06-02 Applied Materials, Inc. Silicon-containing layer deposition with silicon compounds
US20060286775A1 (en) * 2005-06-21 2006-12-21 Singh Kaushal K Method for forming silicon-containing materials during a photoexcitation deposition process
US20090209081A1 (en) * 2007-12-21 2009-08-20 Asm International N.V. Silicon Dioxide Thin Films by ALD
US9111897B2 (en) * 2012-04-13 2015-08-18 Samsung Electronics Co., Ltd. Methods of forming a polysilicon layer and methods of manufacturing semiconductor devices
US20130323435A1 (en) * 2012-06-01 2013-12-05 Air Products And Chemicals, Inc. Organoaminodisilane precursors and methods for depositing films comprising same
US20130344248A1 (en) * 2012-06-22 2013-12-26 Tokyo Electron Limited Method for depositing dielectric films
US9076651B1 (en) * 2013-12-20 2015-07-07 Intermolecular, Inc. Gate stacks and ohmic contacts for SiC devices

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10049882B1 (en) 2017-01-25 2018-08-14 Samsung Electronics Co., Ltd. Method for fabricating semiconductor device including forming a dielectric layer on a structure having a height difference using ALD
US20210327891A1 (en) * 2020-04-16 2021-10-21 Applied Materials, Inc. Stack for 3d-nand memory cell
CN112071858A (en) * 2020-09-03 2020-12-11 长江存储科技有限责任公司 Three-dimensional memory and preparation method thereof
CN115637417A (en) * 2021-07-19 2023-01-24 南亚科技股份有限公司 Method for fabricating semiconductor structure

Also Published As

Publication number Publication date
US20160336328A1 (en) 2016-11-17
KR102423884B1 (en) 2022-07-25
KR20150120306A (en) 2015-10-27
US9899392B2 (en) 2018-02-20

Similar Documents

Publication Publication Date Title
US9899392B2 (en) Silicon precursor, method of forming a layer using the same, and method of fabricating semiconductor device using the same
CN110364529B (en) Semiconductor device including ultra-low K spacers and method of manufacturing the same
US9793139B2 (en) Robust nucleation layers for enhanced fluorine protection and stress reduction in 3D NAND word lines
US9859296B2 (en) Semiconductor devices including a conductive pattern contacting a channel pattern and methods of manufacturing the same
US9379134B2 (en) Semiconductor memory devices having increased distance between gate electrodes and epitaxial patterns and methods of fabricating the same
CN105280494B (en) Method for manufacturing semiconductor device
US10868025B2 (en) Three-dimensional memory device including replacement crystalline channels and methods of making the same
WO2019005221A1 (en) Three-dimensional memory device having direct source contact and metal oxide blocking dielectric and method of making thereof
US9177891B2 (en) Semiconductor device including contact pads
US10186597B2 (en) Semiconductor device and method for fabricating the same
US7332392B2 (en) Trench-capacitor DRAM device and manufacture method thereof
KR20120129284A (en) Method for manufacturing a three dimensional semiconductor memory device
KR20120094338A (en) Three dimensional semiconductor memory device and method for manufacturing the same
WO2017052698A1 (en) Cobalt-containing conductive layers for control gate electrodes in a memory structure
US10957647B2 (en) Integrated circuit devices including a boron-containing insulating pattern
US20140264953A1 (en) Wiring structures, methods of manufacturing the same, and methods of manufacturing semiconductor devices having the same
US20150111360A1 (en) Method of manufacturing a semiconductor device
US8643098B2 (en) Method for fabricating semiconductor device with side contact
US9496328B2 (en) Methods of manufacturing capacitors for semiconductor devices
US20130313631A1 (en) Three-dimensional semiconductor memory devices and methods for manufacturing same
US20170025416A1 (en) Capacitor structures and methods of forming the same, and semiconductor devices including the same
KR20130086778A (en) Manufacturing method of vertical non-volatile memory device
US8860115B2 (en) Capacitors and semiconductor devices including the same
CN115312521A (en) Semiconductor device and method for manufacturing the same
US8518772B2 (en) Fabricating method of semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: DOW CORNING CORPORATION, MICHIGAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TELGENHOFF, MICHAEL DAVID;ZHOU, XIAOBING;REEL/FRAME:034789/0231

Effective date: 20141120

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHO, JUNHYUN;JUNG, KYUNGHYE;CHO, YOUNJOUNG;SIGNING DATES FROM 20141112 TO 20141113;REEL/FRAME:034789/0141

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: DOW SILICONES CORPORATION, MICHIGAN

Free format text: CHANGE OF NAME;ASSIGNOR:DOW CORNING CORPORATION;REEL/FRAME:045381/0992

Effective date: 20180201