US20150270326A1 - Active matrix using hybrid integrated circuit and bipolar transistor - Google Patents
Active matrix using hybrid integrated circuit and bipolar transistor Download PDFInfo
- Publication number
- US20150270326A1 US20150270326A1 US14/717,344 US201514717344A US2015270326A1 US 20150270326 A1 US20150270326 A1 US 20150270326A1 US 201514717344 A US201514717344 A US 201514717344A US 2015270326 A1 US2015270326 A1 US 2015270326A1
- Authority
- US
- United States
- Prior art keywords
- circuit
- devices
- metallizations
- oled
- jfet
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000011159 matrix material Substances 0.000 title claims description 15
- 239000000758 substrate Substances 0.000 claims abstract description 74
- 238000001465 metallisation Methods 0.000 claims abstract description 44
- 239000004065 semiconductor Substances 0.000 claims abstract description 24
- 239000012212 insulator Substances 0.000 claims abstract description 22
- 239000000463 material Substances 0.000 claims description 30
- 229910052751 metal Inorganic materials 0.000 claims description 20
- 239000002184 metal Substances 0.000 claims description 20
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 14
- 230000005669 field effect Effects 0.000 claims description 10
- 239000003990 capacitor Substances 0.000 claims description 8
- 238000003860 storage Methods 0.000 claims description 8
- 239000013078 crystal Substances 0.000 claims description 6
- 229910044991 metal oxide Inorganic materials 0.000 claims description 5
- 150000004706 metal oxides Chemical class 0.000 claims description 5
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 4
- 230000000295 complement effect Effects 0.000 claims description 4
- 229910052739 hydrogen Inorganic materials 0.000 claims description 4
- 239000001257 hydrogen Substances 0.000 claims description 4
- 239000010409 thin film Substances 0.000 claims description 4
- 108091006146 Channels Proteins 0.000 claims 1
- 108090000699 N-Type Calcium Channels Proteins 0.000 claims 1
- 102000004129 N-Type Calcium Channels Human genes 0.000 claims 1
- 108010075750 P-Type Calcium Channels Proteins 0.000 claims 1
- 150000003376 silicon Chemical class 0.000 claims 1
- 238000000034 method Methods 0.000 abstract description 19
- 238000002161 passivation Methods 0.000 description 12
- 230000008569 process Effects 0.000 description 11
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 6
- 238000012545 processing Methods 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 238000013461 design Methods 0.000 description 5
- 239000002019 doping agent Substances 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 5
- 238000002513 implantation Methods 0.000 description 5
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 239000011368 organic material Substances 0.000 description 5
- 230000003213 activating effect Effects 0.000 description 4
- 238000000151 deposition Methods 0.000 description 4
- 230000008021 deposition Effects 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 229960001296 zinc oxide Drugs 0.000 description 3
- 239000011787 zinc oxide Substances 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 239000007772 electrode material Substances 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 238000004901 spalling Methods 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- YZCKVEUIGOORGS-OUBTZVSYSA-N Deuterium Chemical compound [2H] YZCKVEUIGOORGS-OUBTZVSYSA-N 0.000 description 1
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000001311 chemical methods and process Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 239000002178 crystalline material Substances 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 229910052805 deuterium Inorganic materials 0.000 description 1
- 238000011982 device technology Methods 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000010297 mechanical methods and process Methods 0.000 description 1
- 230000005226 mechanical processes and functions Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000035699 permeability Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H01L27/3276—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0688—Integrated circuits having a three-dimensional layout
- H01L27/0694—Integrated circuits having a three-dimensional layout comprising components formed on opposite sides of a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
- H01L27/1207—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI combined with devices in contact with the semiconductor body, i.e. bulk/SOI hybrid circuits
-
- H01L27/326—
-
- H01L27/3265—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1004—Base region of bipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
- H01L29/808—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a PN junction gate, e.g. PN homojunction gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1216—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being capacitors
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
-
- H01L2251/5315—
-
- H01L2251/533—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K2102/00—Constructional details relating to the organic devices covered by this subclass
- H10K2102/301—Details of OLEDs
- H10K2102/302—Details of OLEDs of OLED structures
- H10K2102/3023—Direction of light emission
- H10K2102/3026—Top emission
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K2102/00—Constructional details relating to the organic devices covered by this subclass
- H10K2102/301—Details of OLEDs
- H10K2102/302—Details of OLEDs of OLED structures
- H10K2102/3023—Direction of light emission
- H10K2102/3035—Edge emission
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
Definitions
- the present invention relates to integrated circuits, and more particularly to active matrix circuits and fabrication processes having hybrid devices and bipolar transistors integrated therein.
- control/driving circuitry is implemented with standard very large scale integration (VLSI) devices and connected to a back-plane (an array of thin film transistors (TFTs) used for driving passive elements such as organic light emitting diodes (OLEDs) and liquid crystal displays (LCDs)) externally.
- TFTs are typically comprised of a-Si:H or metal-oxide semiconductors because of their low-cost, large-area compatibility and low deposition temperatures, which are compatible with low-cost substrates.
- the poor mobility and stability of these devices is not sufficient for very high-resolution and low-power displays, such as, e.g., pico-projectors and micro-displays.
- the limited performance of these conventional devices is limited by the non-crystalline nature of the semiconductor materials.
- Crystalline semiconductors result in high processing temperatures and are not compatible with low-cost substrates used with amorphous and polycrystalline devices.
- Non-monolithic integration of the driver/control circuitry also limits the compactness and lightness of the display, which are important considerations for mobile applications.
- CMOS complementary metal oxide semiconductor
- the backplane section transistor and pixels
- CMOS complementary metal oxide semiconductor
- the backplane section are typically comprised of lower-performance devices, e.g., a-Si:H on glass. Higher performance devices are desired for higher resolution/lower power.
- a hybrid integrated circuit device includes a semiconductor-on-insulator substrate having a base substrate, a semiconductor layer and a dielectric layer disposed therebetween, the base substrate being reduced in thickness.
- First devices are formed in the semiconductor layer, the first devices being connected to first metallizations on a first side of the dielectric layer.
- Second devices are formed in the base substrate, the second devices being connected to second metallizations formed on a second side of the dielectric layer opposite the first side.
- a through via connection is configured to connect the first metallizations to the second metallizations through the dielectric layer.
- a pixel circuit for an active matrix display includes a junction field effect transistor (JFET) enabled by a select signal, and a bipolar junction coupled to the JFET to receive data through the JFET, when enabled, at a base of the bipolar junction, the JFET and the bipolar junction including a crystalline channel material.
- An organic light emitting diode (OLED) is connected on one side between one of an emitter and a collector of the bipolar junction and, on the other side, between one of supply voltage and ground.
- a method for forming a hybrid integrated circuit device includes doping a base substrate of a semiconductor-on-insulator substrate including the base substrate, a semiconductor layer and a dielectric layer disposed therebetween; forming first devices in the semiconductor layer; forming first metallizations on a first side of the dielectric layer for connecting to the first devices; reducing a thickness of the base substrate; forming second devices in the base substrate; forming second metallizations on a second side of the dielectric layer opposite the first side to connect to the second devices; and connecting the first metallizations to the second metallizations through the dielectric layer.
- FIG. 1 is a cross-sectional view of a device formed on a semiconductor on insulator substrate with doped regions formed through a buried insulator and devices formed in a semiconductor layer in accordance with the present principles;
- FIG. 2 is a cross-sectional view of the device of FIG. 1 with a handle or base substrate reduced and formed into crystalline doped regions in accordance with the present principles;
- FIG. 3 is a cross-sectional view of the device of FIG. 2 with the doped regions having low temperature deposited doped regions and contact metal formed thereon in accordance with the present principles;
- FIG. 4 is a cross-sectional view of an illustrative bipolar device formed with the doped regions in FIG. 3 in accordance with the present principles
- FIG. 5 is a cross-sectional view of another illustrative bipolar device formed with the doped regions in FIG. 3 in accordance with the present principles
- FIG. 6 is a cross-sectional view of the device of FIG. 3 with a support substrate bonded to a first metallization region and the first metallization region being connected to a second metallization through the buried insulator using the highly doped regions in accordance with the present principles;
- FIG. 7 is a cross-sectional view of the device of FIG. 3 with a support substrate bonded to a first metallization region and the first metallization region being connected to a second metallization through the buried insulator using metal to metal contact to a through via in accordance with the present principles;
- FIG. 8 is a schematic diagram showing a direct programming pixel circuit having an n-channel junction field effect transistor (JFET) coupled to a p-n-p bipolar junction for activating a bottom-emission organic light emitting diode (OLED) in accordance with the present principles;
- JFET junction field effect transistor
- OLED organic light emitting diode
- FIG. 9 is a schematic diagram showing a non-direct programming pixel circuit having an n-channel JFET coupled to a p-n-p bipolar junction for activating a top-emission OLED in accordance with the present principles
- FIG. 10 is a schematic diagram showing a non-direct programming pixel circuit having a p-channel JFET coupled to a n-p-n bipolar junction for activating a bottom-emission OLED in accordance with the present principles;
- FIG. 11 is a schematic diagram showing a direct programming pixel circuit having a p-channel JFET coupled to an n-p-n bipolar junction for activating a top-emission OLED in accordance with the present principles
- FIG. 12 is a layout view of a pixel circuit having a JFET and a bipolar transistor with crystalline substrate materials in accordance with the present principles
- FIG. 13 is a cross-sectional view taken at section line 13 - 13 of FIG. 12 ;
- FIG. 14 is a cross-sectional view taken at section line 14 - 14 of FIG. 12 ;
- FIG. 15 is a graph showing depletion region width (nm) versus Si doping (cm ⁇ 3 ) for a plurality of gate voltages for the JFET of the pixel circuit in accordance with the present principles;
- FIG. 16 is a graph showing channel “on” resistance versus Si doping (cm ⁇ 3 ) for a plurality of gate voltages for the JFET of the pixel circuit in accordance with the present principles.
- FIG. 17 is a flow diagram showing a method for forming a hybrid system or device in accordance with illustrative embodiments.
- control/driver circuitry is implemented on a semiconductor on insulator (SOI) substrate using VLSI technology, while a thin film transistor (TFT) backplane is implemented on a thinned handle substrate.
- the control/driver circuitry may be connected to the back-plane using through-substrate vias or through-silicon vias (TSVs).
- TFTs are formed by heterojunction contacts grown at low-temperatures, which do not affect the driver/control circuitry.
- the performance of the TFTs substantially exceeds that of non-crystalline materials due to the use of the crystalline handle substrate material as the TFT channel.
- the present principles are not limited to active matrices and the circuitry on the front and the TFTs on the handle substrate may be used for any known application.
- the TFTs can be used to implement additional memory.
- Pixel circuits are also provided for driving pixels (e.g., organic light emitting diodes (OLEDs)) in an active matrix display backplane with a bipolar transistor driver and a junction field-effect transistor (JFET) switch.
- pixels e.g., organic light emitting diodes (OLEDs)
- bipolar transistor driver and JFET junction field-effect transistor
- Such pixel circuits are particularly useful for thin-film devices comprised of crystalline channel materials and low-temperature contacts.
- the bipolar transistors and JFETs can be processed simultaneously without increasing the number of lithography mask steps.
- the pixel circuit is applicable to bipolar transistors and JFETs implemented in any technology.
- a design for an integrated circuit such as a chip or display device
- IC integrated circuit
- a computer storage medium such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network. If the designer does not fabricate ICs or the photolithographic masks used to fabricate ICs, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly.
- the stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer.
- the photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
- ICs can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the IC is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- the present embodiments may be part of a display device or other integrated circuit chip.
- any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B).
- such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C).
- This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- a partially fabricated structure 8 includes a semiconductor-on-insulator (SOI) substrate 10 .
- the SOI substrate or wafer includes a handle substrate or base substrate 12 , a dielectric layer 22 (e.g., a buried oxide (BOX)) and a semiconductor layer 14 .
- the semiconductor layer 14 and the handle or base substrate 12 may include monocrystalline silicon, although other materials may be employed.
- the base substrate 12 may be implanted with p or n type dopants through the dielectric layer 22 .
- the p or n type dopants form doped regions 18 and 20 .
- An optional doping may be employed with an n + or p + implant performed on the handle substrate 12 through the dielectric layer 22 to form doped regions 16 .
- CMOS complementary metal oxide semiconductor
- FEOL front end of the line
- BEOL back end of the line
- CMOS devices 24 e.g., CMOS devices 24 .
- the semiconductor layer 14 of the SOI wafer 12 is employed to form doped source and drain (S/D) regions 26 (e.g., n+) and a channel region 28 .
- S/D source and drain
- a gate dielectric 32 and a gate conductor 30 are also formed.
- a dielectric layer (s) 38 e.g., silicon dioxide or equivalent is/are deposited and patterned to form vias. Conductive material is deposited in the vias to form contacts 34 , 35 and 37 .
- Metallizations 36 are also formed to make connections between the contacts and upper metal layers.
- the contacts 34 , 35 and 37 may be formed at different times on different portions of the dielectric layer(s) 38 .
- Contacts 34 are formed through the dielectric layer 22 to make contact with regions 16 .
- Regions 16 and/or contacts 34 may be employed in forming through silicon vias (TSVs).
- TSVs through silicon vias
- a support substrate 40 is attached to a front side of the device 8 .
- the support substrate 40 may include a semiconductor material, glass, a polymer, or any other suitable material.
- the handle substrate 12 is etched back, e.g., by one of more of lapping, chemical mechanical polishing (CMP), etching, spalling, etc. Remaining sections of the handle substrate 12 are patterned to form active areas 20 and contact regions 16 .
- devices 42 may be formed on region 20 or on other areas of a back surface of device 8 .
- an in-situ doped hydrogenated Si layer may be deposited to form regions 44 and 48 , followed by the formation of a metal electrode layer 46 , which is patterned to form a collector, base and emitter for a bipolar transistor and/or other devices.
- the hydrogenated Si layer (Si:H) may be formed by plasma enhanced chemical vapor deposition (PECVD) of the Si:H layers using known methods.
- FIGS. 4 , 5 and 6 show different exemplary device structures, which may be formed for component 42 .
- the structure 42 includes a p-type doped region 20 having Si:H layers patterned to form regions 44 and 48 .
- the Si:H layers may be amorphous, nano-crystalline, micro-crystalline, poly-crystalline, single-crystalline or combinations thereof.
- the Si:H layer is single-crystalline.
- the Si:H layer is comprised of a single-crystalline/amorphous bilayer.
- the Si:H layers may include other elements such as germanium (Ge), carbon (C), fluorine (F), nitrogen (N), oxygen (O), deuterium (D) or combinations thereof.
- An electrode layer 46 is formed on the regions 44 and 48 .
- the electrodes 46 may be patterned together with regions 44 and/or 48 in a single etch process.
- the regions 44 , 48 may be deposited using a low temperature PECVD process.
- the PECVD may be performed at less than about 450 degrees C. and more preferably between about 150 degrees C. and 250 degrees C.
- the regions 44 may include n+ type doping, and region 48 may include p+ type doping, when region 20 is p-type doped.
- the regions 44 may include p+ type doping and region 48 may include n+ type doping, when region 20 is n-type doped.
- An intrinsic Si:H layer may be optionally disposed between regions 44 and the substrate 20 and/or between region 48 and the substrate 20 to improve the surface passivation of the substrate 20 .
- the electrode 46 may be any suitable metal material or transparent conductive electrode material (e.g., transparent conductive oxides, such as indium tin oxide, aluminum-doped zinc oxide, etc.).
- the component 42 includes an emitter E, a base B and a collector C.
- the region 20 includes a p-type doped region 23 and n+ type doped regions 21 .
- the n+ doped regions 21 are formed by implantation through the BOX similar to regions 16 in FIGS. 1 , 2 , 3 and 6 . The same implantation step as that for regions 16 or an additional implantation step may be employed to form the regions 21 .
- the n+ doped regions 21 form “intrinsic” emitter and collector regions, while n+ doped regions 44 form “extrinsic” emitter and collector regions.
- the intrinsic collector and emitter regions 21 reduce the access resistance of the collector and emitter contacts.
- An a-Si:H layer is patterned to form regions 44 and 48 .
- An electrode layer 46 is formed on the regions 44 and 48 .
- the electrodes 46 may be patterned together with regions 44 and/or 48 in a single etch process.
- the regions 44 , 48 may be deposited using a low temperature PECVD process.
- the PECVD may be performed at less than about 450 degrees C. and more preferably between about 150 degrees C. and 250 degrees C.
- the dopant conductivities may be switched.
- the regions 44 may include n+ type doping
- region 48 may include p+ type doping.
- the electrode 46 may be any suitable metal material or transparent conductive electrode material (e.g., transparent conductive oxides, such as indium tin oxide, aluminum-doped zinc oxide, etc.).
- the component includes an emitter E, a base B and a collector C.
- the structures of FIGS. 4 and 5 are illustrative, other bipolar junctions or other transistor devices (JFETs, etc.) may also be employed.
- passivation and metallization steps are performed to create connections to component(s) 42 and make connections to devices and components on device 8 as well as to form passive elements, such as LEDs and LCDs elements (not illustrated) to follow.
- Standard processes are employed to forming contacts 52 , 56 and metal lines/layers 54 in a passivation layer 60 .
- Contacts 52 connect to regions 16 to create a conductive path to contacts 34 .
- Contacts 56 make connections to component 42 , which illustratively includes a bipolar transistor device.
- Contacts 52 , 56 , metal lines 54 and passivation layer 60 may be formed in layers/stages.
- the component 42 may include intrinsic emitter and/or collector regions for lower access resistance ( FIG. 5 ).
- metal-to-metal contact is made through the dielectric layer 22 between contacts 34 and 58 .
- n + or p + implantation may not be needed through the dielectric layer 22 (though this implantation may be employed for component 42 ).
- Direct metal-to-metal contact may result in lower resistance.
- the component 42 may include intrinsic emitter and/or collector regions for lower access resistance ( FIG. 5 ).
- Component 42 employed with CMOS devices 24 , provides a hybrid bipolar and field-effect transistor system, which employs crystalline (single or multi/poly) channel materials.
- component 42 includes junctions/contacts which are formed by low-temperature processes compatible with large-area electronics (e.g., regions 44 and 48 ).
- a bipolar device 42 is beneficial for driving an organic light-emitting diode (OLED) in an active matrix display since an OLED is driven in DC and the OLED current and thus brightness is directly proportional to the current provided by the driver transistor. This has been challenging traditionally due to the low TFT field-effect mobility.
- the usage of bipolar transistors needs a new pixel circuit as presented herein.
- the hybrid device or system of FIG. 7 may include multiple technologies (e.g., CMOS device 24 on one side and bipolar/JFET device 42 on the other).
- the hybrid device may include a double sided active matrix display.
- an array of lateral bipolar transistors ( 42 ) may be integrated on the first side of the buried insulator (dielectric layer 22 ), such as a buried oxide (BOX).
- the array is preferably in electrical communication with active or passive devices integrated on the other side of the buried insulator with conductive vias through the buried insulator.
- the component 42 includes at least one emitter, base or collector contact of the lateral bipolar transistors which is comprised of a silicon containing material with hydrogen content in the range of 5-40 atomic percent.
- Circuit 100 includes a junction field effect transistor (JFET) (n channel) 102 having a gate enabled/disabled by a V select signal to gate, a V data signal to a base of a bipolar transistor (p-n-p) 104 .
- JFET junction field effect transistor
- p-n-p bipolar transistor
- a storage capacitor C s is connected across a supply node (V dd ) and to the base of the bipolar transistor 104 .
- a collector of the bipolar transistor 104 is connected to an anode of a light emitting diode (LED) 106 , e.g., an organic LED (OLED), and a cathode of the light emitting diode is connected to ground (gnd).
- LED light emitting diode
- OLED organic LED
- any of the emitter, base or collector electrode of the lateral bipolar transistor 104 may be electrically connected to an anode or cathode of the OLED 106 .
- the JFET 102 and lateral bipolar junction transistor 104 are connected where the drain or source of the JFET 102 is connected to the base of the bipolar junction transistor 104 , and the collector of the bipolar junction transistor 104 is connected to the anode of the OLED 106 .
- At least one of the source, drain or gate contacts of the JFET 102 , or the emitter, base or collector contacts of the lateral bipolar transistors 104 includes a silicon containing material with hydrogen content in the range of 5-40 atomic percent (e.g., a-Si:H).
- direct programming of pixels is possible with bottom-emission OLEDs. This is not often possible with similar conventional pixel circuits. Direct programming of OLEDs is preferred over non-direct programming due to simplicity and elimination of the dependence of the OLED program current from the OLED I-V characteristics which may drift over time due to OLED instability issues. For example, the voltage or other characteristics of the OLED, such as V OLED , do not contribute to the I-V characteristics of the bipolar junction transistor (e.g., V OLED term is not in the I OLED computation). The best OLEDs available (in terms of efficiency and/or stability) are bottom-emission OLEDs, therefore embodiments permitting the usage of bottom-emission OLEDs are preferred.
- OLED devices are classified as bottom emission devices if light emitted passes through a transparent or semi-transparent bottom electrode and substrate on which the organic materials are formed. In a typical bottom-emission OLED, this electrode is the OLED anode. Examples of materials that are used to form the OLED anode include but are not limited to indium-tin-oxide or aluminum-doped zinc-oxide.
- Top emission devices are classified based on whether or not the light emitted from the OLED device exits through a lid that is added following fabrication of the device. In a typical top-emission OLED light passes through an electrode (cathode) which is formed on the organic materials after the formation of the organic materials on the substrate (anode).
- a typical top-emission OLED therefore uses a transparent or semi-transparent cathode.
- bottom-emission refers to emission through the OLED anode
- top emission refers to emission through the OLED cathode.
- the current through the LED 106 is I OLED ⁇ (V dd ⁇ V data ⁇ V EB )/R ON where R ON is the ON resistance of the JFET 102 , where V EB is the emitter-base voltage, and ⁇ is the DC current gain given by the ratio of collector current/base current (I C /I B ).
- R ON is the ON resistance of the JFET 102
- V EB is the emitter-base voltage
- ⁇ is the DC current gain given by the ratio of collector current/base current (I C /I B ).
- the JFET switch 102 permits a well-defined R ON to produce a linear gray-scale level relationship. Using a bipolar switch in place of the JFET switch 102 would result in an exponential relationship (which is not desirable because several well-defined gray-scale levels would be needed, e.g., 256 levels for an 8-bit display, and 65,536 levels for a 16-bit display).
- Conventional a-Si:H TFTs may be employed for non-direct programming with bottom-emission OLEDs. In this case, I OLED ⁇ K (V data ⁇ V OLED ⁇ V T ) 2 .
- LTPS Low temperature poly Si
- FIGS. 9-11 show other embodiments of a pixel circuit in accordance with the present principles.
- a pixel circuit 110 includes the n-channel JFET 102 and the p-n-p bipolar transistor 104 arranged in a non-direct programming configuration with a top-emission OLED 106 .
- the storage capacitor C s is connected between the base of the transistor 104 and ground (gnd).
- the current through the OLED 106 is I OLED ⁇ (V dd ⁇ V data ⁇ V EB ⁇ V OLED )/R ON .
- a pixel circuit 112 includes a p-channel JFET 122 and an n-p-n bipolar transistor 124 arranged in a non-direct programming configuration with a bottom-emission OLED 106 .
- the storage capacitor C s is connected between the base and the collector of the transistor 124 .
- the current through the OLED 106 is I OLED ⁇ . (V data ⁇ V BE ⁇ V OLED )/R ON .
- the JFET 122 and lateral bipolar junction transistor 124 are connected where the drain or source of the JFET 122 is connected to the base of the bipolar junction transistor 104 , and the emitter of the bipolar junction transistor 104 is connected to the anode of the OLED 106 .
- At least one of the source, drain or gate contacts of the JFET 122 , or the emitter, base or collector contacts of the lateral bipolar transistors 104 includes a silicon containing material with hydrogen content in the range of 5-40 atomic percent (e.g., a-Si:H).
- a pixel circuit 114 includes the p-channel JFET 122 and the n-p-n bipolar transistor 124 arranged in a direct programming configuration with a top-emission OLED 106 .
- the storage capacitor C is connected between the base of the transistor 124 and ground (gnd).
- the current through the OLED 106 is I OLED ⁇ (V data ⁇ V BE )/R ON . Note that in all embodiments while C S is depicted in a given configuration, C S may be connected either to V dd or to gnd.
- the layout 200 is that of circuit 112 of FIG. 10 and includes JFET 122 , bipolar transistor 124 , OLED 106 and capacitor C s .
- the layout 200 is preferably formed on a back-side of the device 8 ( FIG. 7 ), as described above.
- the OLED 106 forms a pixel or subpixel that is enabled by V data on metal line 208 in accordance with a V select signal on metal line 204 .
- a supply line 206 (V dd ), metal line 208 , one capacitor plate, JFET contacts 222 and contacts 216 may be formed on a first metal layer (e.g., M 1 ).
- Metal lines 204 , a second capacitor plate 210 , a base electrode 218 and a JFET gate 226 may be formed on a second metal layer (e.g., M 2 ). Vias 212 can be provided to make connections between the first and second metal layers.
- the OLED 106 includes a transparent electrode 202 , which forms the OLED anode.
- a portion 220 of the transparent electrode 202 surface is exposed by opening a via in the dielectric layer(s) covering the transparent electrode 202 .
- the dielectric layer(s) smooth out the edges of transparent electrode 202 and avoid shorts between the anode and cathode.
- the organic materials and the OLED cathode are then deposited onto the exposed surface 220 of the transparent electrode 202 to form OLED 106 .
- the JFET 122 and bipolar transistor 124 are formed on crystalline (or polycrystalline) substrate materials 224 .
- the JFET 122 and bipolar transistor 124 are formed on monocrystalline silicon.
- Doped diffusion regions 230 are formed in the crystalline substrate materials. 224 .
- the transistor 124 includes an insulating substrate, which may or may not include the dielectric layer 22 of the hybrid system of FIG. 7 .
- a crystalline (or polycrystalline) layer 20 is disposed on the insulating substrate 22 as well as doped regions 44 and 48 (described earlier).
- Contacts/electrodes 216 e.g., M 1
- a patterned first passivation layer 234 e.g., a silicon oxide.
- Metal line 218 is formed in contact with the region 48 and over a patterned second passivation layer 235 (e.g., a silicon oxide).
- a third passivation layer or edge planarization layer 236 is formed.
- the transparent electrode 202 may include indium tin oxide or similar materials.
- the transistor 122 includes an insulating substrate, which may or may not include the dielectric layer 22 of the hybrid system of FIG. 7 .
- a crystalline (or polycrystalline) layer 20 is disposed on the insulating substrate 22 as well as doped regions 44 and 48 (described earlier).
- Contacts/electrodes 222 e.g., M 1
- the patterned first passivation layer 234 e.g., a silicon oxide.
- Metal line 226 is formed in contact with the region 48 and over the patterned second passivation layer 235 (e.g., a silicon oxide).
- the third passivation layer or edge planarization layer 236 is formed.
- the transparent electrode 202 may include indium tin oxide or similar materials.
- the contact regions 44 on the JFET 122 ( 102 ) and bipolar transistor 124 ( 104 ) are formed simultaneously (e.g., using the same mask step), and the contact regions 48 on the JFET 122 ( 102 ) and bipolar transistor 124 ( 104 ) are formed simultaneously (e.g., using the same mask step).
- the bipolar transistors 104 , 124 may include a heterojunction bipolar transistor (HBT) or other bipolar junction transistor (BJT).
- HBT heterojunction bipolar transistor
- BJT bipolar junction transistor
- the pixel circuits described herein may be employed with any bipolar and JFET devices of any device structure and/or formed by any method.
- the contacts regions 44 , 48 are preferably formed by PECVD deposition at less than 450 degrees C., and more preferably at 150-250 degrees C.
- the contact regions 44 , 48 preferably include wider bandgap materials such as a-Si:H, which is beneficial for increasing the current gain.
- the transistors 102 , 104 , 122 , and 124 with crystalline substrates perform much better than devices having conventional substrate (body) materials, such as, a-Si:H, organic materials, etc.
- a graph shows results of an example calculation of depletion region width for a 1 st order JFET R ON computation.
- the graph plots a depletion region width (nm) versus Si doping (cm ⁇ 3 ) for gate voltages (V G ) of 0, 0.25, 0.5, 1 and 2 Volts.
- V G gate voltages
- a p-type Si substrate with doping: N A
- FIG. 16 another graph shows calculation results for a JFET channel R ON computation.
- the graph plots channel R ON (ohms) versus Si doping (cm ⁇ 3 ) for gate voltages (V G ) of 0, 0.25, 0.5, 1 and 2 Volts.
- the JFET includes a width to length ratio (W/L) of 100.
- the source/drain series resistance of the JFET adds to the total ON resistance of the JFET and is not included in the plot.
- a method for forming a hybrid integrated circuit device is illustratively shown in accordance with exemplary embodiments.
- the functions noted in the blocks may occur out of the order noted in the figures.
- two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved.
- each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration can be implemented by special purpose hardware-based systems that perform the specified functions or acts, or combinations of special purpose hardware and computer instructions.
- a SOI wafer or substrate is provided for processing.
- a base substrate of the SOI substrate is implanted with dopants through the dielectric layer (BOX). This may occur before or after patterning a semiconductor layer of the SOI wafer. These dopants may include highly doped regions employed for interconnections across or through the dielectric layer (BOX) of the SOI substrate. Other doped regions or components may also be formed by implanting through the dielectric layer/buried insulator (e.g., BOX).
- first devices in the semiconductor layer on a first side of the buried insulator layer may include CMOS transistors although other device technologies such as bipolar or BiCMOS (bipolar/CMOS) may be employed as well.
- first metallizations (and associated passivation layers, etc.) are formed on a first side of the dielectric layer/buried insulator for connecting to the first devices.
- a support substrate may be bonded over the first metallizations.
- a thickness of the base substrate is reduced. This may include a mechanical process, a chemical process or combinations thereof. For example, spalling etching and polishing or combinations of these and other processes may be employed.
- second devices are formed in the base substrate. This may include using doped regions formed by implanting through the dielectric layer/buried insulator in block 304 .
- transistors are preferably formed in a single crystal or multi-crystal silicon (or other material) of the base substrate (on the buried insulator).
- doped contact regions may be deposited from an amorphous, polycrystalline, crystalline, etc.
- the deposition process may form the doped regions using a plasma enhanced chemical vapor deposition process at a temperature below 450 degrees C., or more preferably between 150-250 degrees C.
- the second devices may provide a backplane (array of transistors) for an active matrix display.
- the active matrix display may include a pixel circuit including a junction field effect transistor (JFET) enabled by a select signal; a bipolar junction coupled to the JFET to receive data through the JFET, when enabled, at a base of the bipolar junction, the JFET and the bipolar junction including a crystalline channel material; and an organic light emitting diode (OLED) being connected on one side between one of an emitter and a collector of the bipolar junction and, on the other side, between one of supply voltage and ground.
- JFET junction field effect transistor
- OLED organic light emitting diode
- second metallizations are formed on a second side of the dielectric layer/buried insulator opposite the first side to connect to the second devices.
- the first metallizations are connected to the second metallizations through the dielectric layer.
- the highly doped regions in the base substrate layer may be employed for connecting the first metallizations to the second metallizations through the highly doped regions.
- the first metallizations may be connected to the second metallizations through the dielectric layer by connecting the first metallizations to the second metallizations by metal-to-metal contact including a through via connection.
- processing continues, as needed.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Theoretical Computer Science (AREA)
- Geometry (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Thin Film Transistor (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
Description
- This application is a Continuation of, and claims priority to copending U.S. patent application Ser. No. 13/949,498, filed on Jul. 24, 2013, incorporated herein by reference in its entirety.
- 1. Technical Field
- The present invention relates to integrated circuits, and more particularly to active matrix circuits and fabrication processes having hybrid devices and bipolar transistors integrated therein.
- 2. Description of the Related Art
- In applications such as active-matrix displays, control/driving circuitry is implemented with standard very large scale integration (VLSI) devices and connected to a back-plane (an array of thin film transistors (TFTs) used for driving passive elements such as organic light emitting diodes (OLEDs) and liquid crystal displays (LCDs)) externally. The TFTs are typically comprised of a-Si:H or metal-oxide semiconductors because of their low-cost, large-area compatibility and low deposition temperatures, which are compatible with low-cost substrates. However, the poor mobility and stability of these devices is not sufficient for very high-resolution and low-power displays, such as, e.g., pico-projectors and micro-displays. The limited performance of these conventional devices (particularly with respect to mobility and therefore drive current and switching speed) is limited by the non-crystalline nature of the semiconductor materials.
- Crystalline semiconductors result in high processing temperatures and are not compatible with low-cost substrates used with amorphous and polycrystalline devices. Non-monolithic integration of the driver/control circuitry also limits the compactness and lightness of the display, which are important considerations for mobile applications.
- Applications such as active matrix displays need high performance scanning, control and hold circuits, which typically implemented by complementary metal oxide semiconductor (CMOS) technology and are integrated off-chip. The backplane section (transistors and pixels) are typically comprised of lower-performance devices, e.g., a-Si:H on glass. Higher performance devices are desired for higher resolution/lower power.
- A hybrid integrated circuit device includes a semiconductor-on-insulator substrate having a base substrate, a semiconductor layer and a dielectric layer disposed therebetween, the base substrate being reduced in thickness. First devices are formed in the semiconductor layer, the first devices being connected to first metallizations on a first side of the dielectric layer. Second devices are formed in the base substrate, the second devices being connected to second metallizations formed on a second side of the dielectric layer opposite the first side. A through via connection is configured to connect the first metallizations to the second metallizations through the dielectric layer.
- A pixel circuit for an active matrix display includes a junction field effect transistor (JFET) enabled by a select signal, and a bipolar junction coupled to the JFET to receive data through the JFET, when enabled, at a base of the bipolar junction, the JFET and the bipolar junction including a crystalline channel material. An organic light emitting diode (OLED) is connected on one side between one of an emitter and a collector of the bipolar junction and, on the other side, between one of supply voltage and ground.
- A method for forming a hybrid integrated circuit device includes doping a base substrate of a semiconductor-on-insulator substrate including the base substrate, a semiconductor layer and a dielectric layer disposed therebetween; forming first devices in the semiconductor layer; forming first metallizations on a first side of the dielectric layer for connecting to the first devices; reducing a thickness of the base substrate; forming second devices in the base substrate; forming second metallizations on a second side of the dielectric layer opposite the first side to connect to the second devices; and connecting the first metallizations to the second metallizations through the dielectric layer.
- These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
- The disclosure will provide details in the following description of preferred embodiments with reference to the following figures wherein:
-
FIG. 1 is a cross-sectional view of a device formed on a semiconductor on insulator substrate with doped regions formed through a buried insulator and devices formed in a semiconductor layer in accordance with the present principles; -
FIG. 2 is a cross-sectional view of the device ofFIG. 1 with a handle or base substrate reduced and formed into crystalline doped regions in accordance with the present principles; -
FIG. 3 is a cross-sectional view of the device ofFIG. 2 with the doped regions having low temperature deposited doped regions and contact metal formed thereon in accordance with the present principles; -
FIG. 4 is a cross-sectional view of an illustrative bipolar device formed with the doped regions inFIG. 3 in accordance with the present principles; -
FIG. 5 is a cross-sectional view of another illustrative bipolar device formed with the doped regions inFIG. 3 in accordance with the present principles; -
FIG. 6 is a cross-sectional view of the device ofFIG. 3 with a support substrate bonded to a first metallization region and the first metallization region being connected to a second metallization through the buried insulator using the highly doped regions in accordance with the present principles; -
FIG. 7 is a cross-sectional view of the device ofFIG. 3 with a support substrate bonded to a first metallization region and the first metallization region being connected to a second metallization through the buried insulator using metal to metal contact to a through via in accordance with the present principles; -
FIG. 8 is a schematic diagram showing a direct programming pixel circuit having an n-channel junction field effect transistor (JFET) coupled to a p-n-p bipolar junction for activating a bottom-emission organic light emitting diode (OLED) in accordance with the present principles; -
FIG. 9 is a schematic diagram showing a non-direct programming pixel circuit having an n-channel JFET coupled to a p-n-p bipolar junction for activating a top-emission OLED in accordance with the present principles; -
FIG. 10 is a schematic diagram showing a non-direct programming pixel circuit having a p-channel JFET coupled to a n-p-n bipolar junction for activating a bottom-emission OLED in accordance with the present principles; -
FIG. 11 is a schematic diagram showing a direct programming pixel circuit having a p-channel JFET coupled to an n-p-n bipolar junction for activating a top-emission OLED in accordance with the present principles; -
FIG. 12 is a layout view of a pixel circuit having a JFET and a bipolar transistor with crystalline substrate materials in accordance with the present principles; -
FIG. 13 is a cross-sectional view taken at section line 13-13 ofFIG. 12 ; -
FIG. 14 is a cross-sectional view taken at section line 14-14 ofFIG. 12 ; -
FIG. 15 is a graph showing depletion region width (nm) versus Si doping (cm−3) for a plurality of gate voltages for the JFET of the pixel circuit in accordance with the present principles; -
FIG. 16 is a graph showing channel “on” resistance versus Si doping (cm−3) for a plurality of gate voltages for the JFET of the pixel circuit in accordance with the present principles; and -
FIG. 17 is a flow diagram showing a method for forming a hybrid system or device in accordance with illustrative embodiments. - In accordance with the present principles, devices and methods for fabricating an active matrix display are disclosed. In one embodiment, control/driver circuitry is implemented on a semiconductor on insulator (SOI) substrate using VLSI technology, while a thin film transistor (TFT) backplane is implemented on a thinned handle substrate. The control/driver circuitry may be connected to the back-plane using through-substrate vias or through-silicon vias (TSVs). The TFTs are formed by heterojunction contacts grown at low-temperatures, which do not affect the driver/control circuitry. The performance of the TFTs substantially exceeds that of non-crystalline materials due to the use of the crystalline handle substrate material as the TFT channel. It should be understood that the present principles are not limited to active matrices and the circuitry on the front and the TFTs on the handle substrate may be used for any known application. For example, the TFTs can be used to implement additional memory.
- Pixel circuits are also provided for driving pixels (e.g., organic light emitting diodes (OLEDs)) in an active matrix display backplane with a bipolar transistor driver and a junction field-effect transistor (JFET) switch. Such pixel circuits are particularly useful for thin-film devices comprised of crystalline channel materials and low-temperature contacts. The bipolar transistors and JFETs can be processed simultaneously without increasing the number of lithography mask steps. However, the pixel circuit is applicable to bipolar transistors and JFETs implemented in any technology.
- It is to be understood that the present invention will be described in terms of a given illustrative architecture having a particular substrate or wafer; however, other architectures, structures, substrate materials and process features and steps may be varied within the scope of the present invention.
- It will also be understood that when an element such as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
- A design for an integrated circuit (IC), such as a chip or display device) may be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate ICs or the photolithographic masks used to fabricate ICs, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly. The stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer. The photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
- Methods as described herein may be used in the fabrication of integrated circuit chips. The resulting ICs can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case, the IC is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor. The present embodiments may be part of a display device or other integrated circuit chip.
- Reference in the specification to “one embodiment” or “an embodiment” of the present principles, as well as other variations thereof, means that a particular feature, structure, characteristic, and so forth described in connection with the embodiment is included in at least one embodiment of the present principles. Thus, the appearances of the phrase “in one embodiment” or “in an embodiment”, as well any other variations, appearing in various places throughout the specification are not necessarily all referring to the same embodiment.
- It is to be appreciated that the use of any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of “A, B, and/or C” and “at least one of A, B, and C”, such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- Referring now to the drawings in which like numerals represent the same or similar elements and initially to
FIG. 1 , a partially fabricatedstructure 8 includes a semiconductor-on-insulator (SOI)substrate 10. The SOI substrate or wafer includes a handle substrate orbase substrate 12, a dielectric layer 22 (e.g., a buried oxide (BOX)) and asemiconductor layer 14. Thesemiconductor layer 14 and the handle orbase substrate 12 may include monocrystalline silicon, although other materials may be employed. Thebase substrate 12 may be implanted with p or n type dopants through thedielectric layer 22. The p or n type dopants form dopedregions handle substrate 12 through thedielectric layer 22 to form dopedregions 16. - Next, conventional complementary metal oxide semiconductor (CMOS) processing may be performed (e.g., front end of the line (FEOL) and/or back end of the line (BEOL) processing) to form
CMOS devices 24. Thesemiconductor layer 14 of theSOI wafer 12 is employed to form doped source and drain (S/D) regions 26 (e.g., n+) and achannel region 28. Agate dielectric 32 and agate conductor 30 are also formed. Next, a dielectric layer (s) 38, e.g., silicon dioxide or equivalent is/are deposited and patterned to form vias. Conductive material is deposited in the vias to formcontacts Metallizations 36 are also formed to make connections between the contacts and upper metal layers. Thecontacts Contacts 34 are formed through thedielectric layer 22 to make contact withregions 16.Regions 16 and/orcontacts 34 may be employed in forming through silicon vias (TSVs). It should be understood that the structures formed inFIG. 1 are illustrative and that any components, metallizations, diffusion regions, etc. may be employed. - Referring to
FIG. 2 , asupport substrate 40 is attached to a front side of thedevice 8. Thesupport substrate 40 may include a semiconductor material, glass, a polymer, or any other suitable material. Thehandle substrate 12 is etched back, e.g., by one of more of lapping, chemical mechanical polishing (CMP), etching, spalling, etc. Remaining sections of thehandle substrate 12 are patterned to formactive areas 20 andcontact regions 16. - Referring to
FIG. 3 ,devices 42 may be formed onregion 20 or on other areas of a back surface ofdevice 8. In one embodiment, an in-situ doped hydrogenated Si layer may be deposited to formregions metal electrode layer 46, which is patterned to form a collector, base and emitter for a bipolar transistor and/or other devices. The hydrogenated Si layer (Si:H) may be formed by plasma enhanced chemical vapor deposition (PECVD) of the Si:H layers using known methods.FIGS. 4 , 5 and 6, show different exemplary device structures, which may be formed forcomponent 42. - Referring to
FIG. 4 , in one embodiment, thestructure 42 includes a p-type dopedregion 20 having Si:H layers patterned to formregions - An
electrode layer 46 is formed on theregions electrodes 46 may be patterned together withregions 44 and/or 48 in a single etch process. Theregions regions 44 may include n+ type doping, andregion 48 may include p+ type doping, whenregion 20 is p-type doped. In another embodiment, theregions 44 may include p+ type doping andregion 48 may include n+ type doping, whenregion 20 is n-type doped. An intrinsic Si:H layer may be optionally disposed betweenregions 44 and thesubstrate 20 and/or betweenregion 48 and thesubstrate 20 to improve the surface passivation of thesubstrate 20. Theelectrode 46 may be any suitable metal material or transparent conductive electrode material (e.g., transparent conductive oxides, such as indium tin oxide, aluminum-doped zinc oxide, etc.). Thecomponent 42 includes an emitter E, a base B and a collector C. - Referring to
FIG. 5 , in another embodiment, theregion 20 includes a p-type doped region 23 and n+ type dopedregions 21. In one example, the n+ dopedregions 21 are formed by implantation through the BOX similar toregions 16 inFIGS. 1 , 2, 3 and 6. The same implantation step as that forregions 16 or an additional implantation step may be employed to form theregions 21. As commonly referred to in a lateral bipolar transistor device, the n+ dopedregions 21 form “intrinsic” emitter and collector regions, while n+ dopedregions 44 form “extrinsic” emitter and collector regions. The intrinsic collector andemitter regions 21 reduce the access resistance of the collector and emitter contacts. - An a-Si:H layer is patterned to form
regions electrode layer 46 is formed on theregions electrodes 46 may be patterned together withregions 44 and/or 48 in a single etch process. Theregions regions 44 may include n+ type doping, andregion 48 may include p+ type doping. Theelectrode 46 may be any suitable metal material or transparent conductive electrode material (e.g., transparent conductive oxides, such as indium tin oxide, aluminum-doped zinc oxide, etc.). The component includes an emitter E, a base B and a collector C. The structures ofFIGS. 4 and 5 are illustrative, other bipolar junctions or other transistor devices (JFETs, etc.) may also be employed. - Referring to
FIG. 6 , passivation and metallization steps are performed to create connections to component(s) 42 and make connections to devices and components ondevice 8 as well as to form passive elements, such as LEDs and LCDs elements (not illustrated) to follow. Standard processes are employed to formingcontacts passivation layer 60.Contacts 52 connect toregions 16 to create a conductive path tocontacts 34.Contacts 56 make connections tocomponent 42, which illustratively includes a bipolar transistor device.Contacts metal lines 54 andpassivation layer 60 may be formed in layers/stages. Thecomponent 42 may include intrinsic emitter and/or collector regions for lower access resistance (FIG. 5 ). - Referring to
FIG. 7 , instead ofregions 16, metal-to-metal contact is made through thedielectric layer 22 betweencontacts component 42 may include intrinsic emitter and/or collector regions for lower access resistance (FIG. 5 ). -
Component 42, employed withCMOS devices 24, provides a hybrid bipolar and field-effect transistor system, which employs crystalline (single or multi/poly) channel materials. In addition,component 42 includes junctions/contacts which are formed by low-temperature processes compatible with large-area electronics (e.g.,regions 44 and 48). In particular, abipolar device 42 is beneficial for driving an organic light-emitting diode (OLED) in an active matrix display since an OLED is driven in DC and the OLED current and thus brightness is directly proportional to the current provided by the driver transistor. This has been challenging traditionally due to the low TFT field-effect mobility. However, the usage of bipolar transistors needs a new pixel circuit as presented herein. - The hybrid device or system of
FIG. 7 may include multiple technologies (e.g.,CMOS device 24 on one side and bipolar/JFET device 42 on the other). In other examples, the hybrid device may include a double sided active matrix display. Although a few illustrative devices are shown, an array of lateral bipolar transistors (42) may be integrated on the first side of the buried insulator (dielectric layer 22), such as a buried oxide (BOX). The array is preferably in electrical communication with active or passive devices integrated on the other side of the buried insulator with conductive vias through the buried insulator. Thecomponent 42 includes at least one emitter, base or collector contact of the lateral bipolar transistors which is comprised of a silicon containing material with hydrogen content in the range of 5-40 atomic percent. - Referring to
FIG. 8 , apixel circuit 100 is shown in accordance with one illustrative embodiment.Circuit 100 includes a junction field effect transistor (JFET) (n channel) 102 having a gate enabled/disabled by a Vselect signal to gate, a Vdata signal to a base of a bipolar transistor (p-n-p) 104. A storage capacitor Cs is connected across a supply node (Vdd) and to the base of thebipolar transistor 104. A collector of thebipolar transistor 104 is connected to an anode of a light emitting diode (LED) 106, e.g., an organic LED (OLED), and a cathode of the light emitting diode is connected to ground (gnd). Although in other embodiments, any of the emitter, base or collector electrode of the lateralbipolar transistor 104 may be electrically connected to an anode or cathode of theOLED 106. - The
JFET 102 and lateralbipolar junction transistor 104 are connected where the drain or source of theJFET 102 is connected to the base of thebipolar junction transistor 104, and the collector of thebipolar junction transistor 104 is connected to the anode of theOLED 106. At least one of the source, drain or gate contacts of theJFET 102, or the emitter, base or collector contacts of the lateralbipolar transistors 104 includes a silicon containing material with hydrogen content in the range of 5-40 atomic percent (e.g., a-Si:H). - In accordance with the present embodiments, direct programming of pixels is possible with bottom-emission OLEDs. This is not often possible with similar conventional pixel circuits. Direct programming of OLEDs is preferred over non-direct programming due to simplicity and elimination of the dependence of the OLED program current from the OLED I-V characteristics which may drift over time due to OLED instability issues. For example, the voltage or other characteristics of the OLED, such as VOLED, do not contribute to the I-V characteristics of the bipolar junction transistor (e.g., VOLED term is not in the IOLED computation). The best OLEDs available (in terms of efficiency and/or stability) are bottom-emission OLEDs, therefore embodiments permitting the usage of bottom-emission OLEDs are preferred.
- OLED devices are classified as bottom emission devices if light emitted passes through a transparent or semi-transparent bottom electrode and substrate on which the organic materials are formed. In a typical bottom-emission OLED, this electrode is the OLED anode. Examples of materials that are used to form the OLED anode include but are not limited to indium-tin-oxide or aluminum-doped zinc-oxide. Top emission devices are classified based on whether or not the light emitted from the OLED device exits through a lid that is added following fabrication of the device. In a typical top-emission OLED light passes through an electrode (cathode) which is formed on the organic materials after the formation of the organic materials on the substrate (anode). A typical top-emission OLED therefore uses a transparent or semi-transparent cathode. Throughout this disclosure, by way of definition, bottom-emission refers to emission through the OLED anode, while top emission refers to emission through the OLED cathode.
- In accordance with
pixel circuit 100 the current through theLED 106 is IOLED≈β (Vdd−Vdata−VEB)/RON where RON is the ON resistance of theJFET 102, where VEB is the emitter-base voltage, and β is the DC current gain given by the ratio of collector current/base current (IC/IB). One advantage of thecircuit 100 is permitting the use of crystalline channel devices as enabled by the hybrid system presented, e.g., inFIG. 7 , as opposed to conventional TFTs using a-Si:H technology where only n-type devices are available for use. Compatibility with bottom-emission OLEDs is an additional advantage. TheJFET switch 102 permits a well-defined RON to produce a linear gray-scale level relationship. Using a bipolar switch in place of theJFET switch 102 would result in an exponential relationship (which is not desirable because several well-defined gray-scale levels would be needed, e.g., 256 levels for an 8-bit display, and 65,536 levels for a 16-bit display). - Conventional circuits with a-Si:H TFTs (only n-channel available) need top-emission OLEDs for direct programming. In addition, IOLED≈K (Vdata−VT)2 where VT is the threshold voltage of the driver TFT for a top-emission OLED, where K is a transconduction parameter. Conventional a-Si:H TFTs may be employed for non-direct programming with bottom-emission OLEDs. In this case, IOLED≈K (Vdata−VOLED−VT)2.
- Conventional a-Si:H has a mobility that is too low for high resolution OLED displays. Low temperature poly Si (LTPS) suffers from device-to-device VT variation and compensation circuitry limits resolution. In addition, the mobility of LTPS is lower than crystalline Si, thus limiting the display resolution accordingly.
-
FIGS. 9-11 show other embodiments of a pixel circuit in accordance with the present principles. - Referring to
FIG. 9 , apixel circuit 110 includes the n-channel JFET 102 and the p-n-pbipolar transistor 104 arranged in a non-direct programming configuration with a top-emission OLED 106. Here, the storage capacitor Cs is connected between the base of thetransistor 104 and ground (gnd). The current through theOLED 106 is IOLED≈β(Vdd−Vdata−VEB−VOLED)/RON. - Referring to
FIG. 10 , apixel circuit 112 includes a p-channel JFET 122 and an n-p-nbipolar transistor 124 arranged in a non-direct programming configuration with a bottom-emission OLED 106. The storage capacitor Cs is connected between the base and the collector of thetransistor 124. The current through theOLED 106 is IOLED≈β. (Vdata−VBE−VOLED)/RON. - The
JFET 122 and lateralbipolar junction transistor 124 are connected where the drain or source of theJFET 122 is connected to the base of thebipolar junction transistor 104, and the emitter of thebipolar junction transistor 104 is connected to the anode of theOLED 106. At least one of the source, drain or gate contacts of theJFET 122, or the emitter, base or collector contacts of the lateralbipolar transistors 104 includes a silicon containing material with hydrogen content in the range of 5-40 atomic percent (e.g., a-Si:H). - Referring to
FIG. 11 , apixel circuit 114 includes the p-channel JFET 122 and the n-p-nbipolar transistor 124 arranged in a direct programming configuration with a top-emission OLED 106. The storage capacitor C, is connected between the base of thetransistor 124 and ground (gnd). The current through theOLED 106 is IOLED≈β (Vdata−VBE)/RON. Note that in all embodiments while CS is depicted in a given configuration, CS may be connected either to Vdd or to gnd. - Referring to
FIG. 12 , an illustrativepixel circuit layout 200 is shown in accordance with one embodiment. Thelayout 200 is that ofcircuit 112 ofFIG. 10 and includesJFET 122,bipolar transistor 124,OLED 106 and capacitor Cs. Thelayout 200 is preferably formed on a back-side of the device 8 (FIG. 7 ), as described above. TheOLED 106 forms a pixel or subpixel that is enabled by Vdata onmetal line 208 in accordance with a Vselect signal onmetal line 204. A supply line 206 (Vdd),metal line 208, one capacitor plate,JFET contacts 222 andcontacts 216 may be formed on a first metal layer (e.g., M1).Metal lines 204, asecond capacitor plate 210, abase electrode 218 and aJFET gate 226 may be formed on a second metal layer (e.g., M2).Vias 212 can be provided to make connections between the first and second metal layers. - The
OLED 106 includes atransparent electrode 202, which forms the OLED anode. Aportion 220 of thetransparent electrode 202 surface is exposed by opening a via in the dielectric layer(s) covering thetransparent electrode 202. The dielectric layer(s) smooth out the edges oftransparent electrode 202 and avoid shorts between the anode and cathode. The organic materials and the OLED cathode are then deposited onto the exposedsurface 220 of thetransparent electrode 202 to formOLED 106. - In accordance with the present principles, the
JFET 122 andbipolar transistor 124 are formed on crystalline (or polycrystalline)substrate materials 224. In one particularly useful embodiment, theJFET 122 andbipolar transistor 124 are formed on monocrystalline silicon.Doped diffusion regions 230 are formed in the crystalline substrate materials. 224. - Referring to
FIG. 13 , a cross-sectional view is shown taken at section line 13-13 inFIG. 12 , prior to OLED deposition, to show thebipolar transistor 124 in greater detail. Thetransistor 124 includes an insulating substrate, which may or may not include thedielectric layer 22 of the hybrid system ofFIG. 7 . A crystalline (or polycrystalline)layer 20 is disposed on the insulatingsubstrate 22 as well as dopedregions 44 and 48 (described earlier). Contacts/electrodes 216 (e.g., M1) are formed in contact with theregions 44 and over a patterned first passivation layer 234 (e.g., a silicon oxide).Metal line 218 is formed in contact with theregion 48 and over a patterned second passivation layer 235 (e.g., a silicon oxide). A third passivation layer oredge planarization layer 236 is formed. Thetransparent electrode 202 may include indium tin oxide or similar materials. - Referring to
FIG. 14 , a cross-sectional view is shown taken at section line 14-14 inFIG. 12 , prior to OLED deposition, to show theJFET transistor 122 in greater detail. Thetransistor 122 includes an insulating substrate, which may or may not include thedielectric layer 22 of the hybrid system ofFIG. 7 . A crystalline (or polycrystalline)layer 20 is disposed on the insulatingsubstrate 22 as well as dopedregions 44 and 48 (described earlier). Contacts/electrodes 222 (e.g., M1) are formed in contact with theregions 44 and over the patterned first passivation layer 234 (e.g., a silicon oxide).Metal line 226 is formed in contact with theregion 48 and over the patterned second passivation layer 235 (e.g., a silicon oxide). The third passivation layer oredge planarization layer 236 is formed. Thetransparent electrode 202 may include indium tin oxide or similar materials. - In preferred fabrication processes, the
contact regions 44 on the JFET 122 (102) and bipolar transistor 124 (104) are formed simultaneously (e.g., using the same mask step), and thecontact regions 48 on the JFET 122 (102) and bipolar transistor 124 (104) are formed simultaneously (e.g., using the same mask step). Thebipolar transistors - The
contacts regions contact regions transistors - Referring to
FIG. 15 , a graph shows results of an example calculation of depletion region width for a 1st order JFET RON computation. The graph plots a depletion region width (nm) versus Si doping (cm−3) for gate voltages (VG) of 0, 0.25, 0.5, 1 and 2 Volts. In accordance with the computation, a p-type Si substrate (with doping: NA) was employed. A gate included n+ doping of ND=5×1019 cm−3. Vbi is built-in potential; WD is depletion region width, Vbi=kT/q×ln(NA×ND/ni2) (with bandgap narrowing being neglected) where q is the magnitude of the electrical charge of an electron, k is Boltzmann's constant, T is the absolute temperature (300 K) and ni is the intrinsic carrier concentration in Si (1.1×1010 cm−3). WD=[2∈Si(Vbi+VG)(1/NA+1/ND)/q]1/2 where ∈Si is the permeability of Si. Assume tSi=WD (at pinch-off VG), W0=WD (at VG=0); assume μp=100 cm2/Vs at NA=5×1017 cm−3; assume μp=200 cm2/Vs at NA=5×1018 cm−3 and assume μp=1970−43.4×ln(NA), 5×1017 cm−3<NA<5×1018 cm−3. RON=1/[qNAμp(tSi−W0)(W/L)] where tSi is the Si thickness, RON is the channel ON resistance, VG is the gate voltage and Vs is the source voltage. The maximum calculated depletion region width (Max tSi) at min VG for pinch-off, i.e., full depletion is tSi=WD. - Referring to
FIG. 16 , another graph shows calculation results for a JFET channel RON computation. The graph plots channel RON (ohms) versus Si doping (cm−3) for gate voltages (VG) of 0, 0.25, 0.5, 1 and 2 Volts. The JFET includes a width to length ratio (W/L) of 100. The source/drain series resistance of the JFET adds to the total ON resistance of the JFET and is not included in the plot. - Referring to
FIG. 17 , a method for forming a hybrid integrated circuit device is illustratively shown in accordance with exemplary embodiments. It should also be noted that, in some alternative implementations, the functions noted in the blocks may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems that perform the specified functions or acts, or combinations of special purpose hardware and computer instructions. - In
block 302, a SOI wafer or substrate is provided for processing. Inblock 304, a base substrate of the SOI substrate is implanted with dopants through the dielectric layer (BOX). This may occur before or after patterning a semiconductor layer of the SOI wafer. These dopants may include highly doped regions employed for interconnections across or through the dielectric layer (BOX) of the SOI substrate. Other doped regions or components may also be formed by implanting through the dielectric layer/buried insulator (e.g., BOX). - In
block 306, first devices in the semiconductor layer on a first side of the buried insulator layer (e.g., BOX). These devices may include CMOS transistors although other device technologies such as bipolar or BiCMOS (bipolar/CMOS) may be employed as well. Inblock 308, first metallizations (and associated passivation layers, etc.) are formed on a first side of the dielectric layer/buried insulator for connecting to the first devices. Inblock 309, a support substrate may be bonded over the first metallizations. - In
block 310, a thickness of the base substrate is reduced. This may include a mechanical process, a chemical process or combinations thereof. For example, spalling etching and polishing or combinations of these and other processes may be employed. Inblock 312, second devices are formed in the base substrate. This may include using doped regions formed by implanting through the dielectric layer/buried insulator inblock 304. In block 314, transistors are preferably formed in a single crystal or multi-crystal silicon (or other material) of the base substrate (on the buried insulator). In block 316, doped contact regions may be deposited from an amorphous, polycrystalline, crystalline, etc. material (e.g., a-Si), which is patterned on the thinned base substrate. In block 318, the deposition process may form the doped regions using a plasma enhanced chemical vapor deposition process at a temperature below 450 degrees C., or more preferably between 150-250 degrees C. - In
block 320, the second devices may provide a backplane (array of transistors) for an active matrix display. The active matrix display may include a pixel circuit including a junction field effect transistor (JFET) enabled by a select signal; a bipolar junction coupled to the JFET to receive data through the JFET, when enabled, at a base of the bipolar junction, the JFET and the bipolar junction including a crystalline channel material; and an organic light emitting diode (OLED) being connected on one side between one of an emitter and a collector of the bipolar junction and, on the other side, between one of supply voltage and ground. - In
block 322, second metallizations (passivation layers, etc.) are formed on a second side of the dielectric layer/buried insulator opposite the first side to connect to the second devices. Inblock 324, the first metallizations are connected to the second metallizations through the dielectric layer. Inblock 326, the highly doped regions in the base substrate layer may be employed for connecting the first metallizations to the second metallizations through the highly doped regions. Inblock 328, the first metallizations may be connected to the second metallizations through the dielectric layer by connecting the first metallizations to the second metallizations by metal-to-metal contact including a through via connection. Inblock 330, processing continues, as needed. - Having described preferred embodiments active matrix using hybrid integrated circuit and bipolar transistor (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.
Claims (15)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/717,344 US9472607B2 (en) | 2013-07-24 | 2015-05-20 | Active matrix using hybrid integrated circuit and bipolar transistor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/949,498 US9059123B2 (en) | 2013-07-24 | 2013-07-24 | Active matrix using hybrid integrated circuit and bipolar transistor |
US14/717,344 US9472607B2 (en) | 2013-07-24 | 2015-05-20 | Active matrix using hybrid integrated circuit and bipolar transistor |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/949,498 Continuation US9059123B2 (en) | 2013-07-24 | 2013-07-24 | Active matrix using hybrid integrated circuit and bipolar transistor |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150270326A1 true US20150270326A1 (en) | 2015-09-24 |
US9472607B2 US9472607B2 (en) | 2016-10-18 |
Family
ID=52001630
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/949,498 Active 2033-08-19 US9059123B2 (en) | 2013-07-24 | 2013-07-24 | Active matrix using hybrid integrated circuit and bipolar transistor |
US13/972,272 Active US8906755B1 (en) | 2013-07-24 | 2013-08-21 | Active matrix using hybrid integrated circuit and bipolar transistor |
US14/717,344 Active US9472607B2 (en) | 2013-07-24 | 2015-05-20 | Active matrix using hybrid integrated circuit and bipolar transistor |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/949,498 Active 2033-08-19 US9059123B2 (en) | 2013-07-24 | 2013-07-24 | Active matrix using hybrid integrated circuit and bipolar transistor |
US13/972,272 Active US8906755B1 (en) | 2013-07-24 | 2013-08-21 | Active matrix using hybrid integrated circuit and bipolar transistor |
Country Status (1)
Country | Link |
---|---|
US (3) | US9059123B2 (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140284632A1 (en) * | 2013-03-22 | 2014-09-25 | Lexvu Opto Microelectronics Technology (Shanghai) Ltd | Display device having mems transmissive light valve and method for forming the same |
WO2017063568A1 (en) | 2015-10-15 | 2017-04-20 | Boe Technology Group Co., Ltd. | Array substrate, manufacturing method thereof, and display apparatus |
WO2019008624A1 (en) * | 2017-07-03 | 2019-01-10 | シャープ株式会社 | Display device and pixel circuit thereof |
US11404451B2 (en) | 2019-08-27 | 2022-08-02 | Boe Technology Group Co., Ltd. | Electronic device substrate, manufacturing method thereof, and electronic device |
US11569482B2 (en) | 2019-08-23 | 2023-01-31 | Beijing Boe Technology Development Co., Ltd. | Display panel and manufacturing method thereof, display device |
US11600234B2 (en) | 2015-10-15 | 2023-03-07 | Ordos Yuansheng Optoelectronics Co., Ltd. | Display substrate and driving method thereof |
US11600681B2 (en) | 2019-08-23 | 2023-03-07 | Boe Technology Group Co., Ltd. | Display device and manufacturing method thereof |
US11783777B2 (en) | 2019-08-23 | 2023-10-10 | Boe Technology Group Co., Ltd. | Pixel circuit and driving method thereof, display substrate and driving method thereof, and display apparatus |
US11930664B2 (en) | 2019-08-23 | 2024-03-12 | Boe Technology Group Co., Ltd. | Display device with transistors oriented in directions intersecting direction of driving transistor and manufacturing method thereof |
US12029065B2 (en) | 2019-08-23 | 2024-07-02 | Boe Technology Group Co., Ltd. | Display device and manufacturing method thereof and driving substrate |
Families Citing this family (60)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9812350B2 (en) | 2013-03-06 | 2017-11-07 | Qorvo Us, Inc. | Method of manufacture for a silicon-on-plastic semiconductor device with interfacial adhesion layer |
US9583414B2 (en) * | 2013-10-31 | 2017-02-28 | Qorvo Us, Inc. | Silicon-on-plastic semiconductor device and method of making the same |
JP6292049B2 (en) | 2013-09-02 | 2018-03-14 | ソニー株式会社 | Semiconductor device and manufacturing method thereof |
US9224755B2 (en) * | 2013-09-06 | 2015-12-29 | Globalfoundries Inc. | Flexible active matrix display |
EP2996143B1 (en) | 2014-09-12 | 2018-12-26 | Qorvo US, Inc. | Printed circuit module having semiconductor device with a polymer substrate and methods of manufacturing the same |
US10085352B2 (en) | 2014-10-01 | 2018-09-25 | Qorvo Us, Inc. | Method for manufacturing an integrated circuit package |
US10121718B2 (en) | 2014-11-03 | 2018-11-06 | Qorvo Us, Inc. | Printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer |
FR3031835B1 (en) * | 2015-01-16 | 2017-12-22 | Commissariat Energie Atomique | METHOD FOR MAKING A THREE DIMENSIONAL INTEGRATED ELECTRONIC CIRCUIT |
US9960145B2 (en) | 2015-03-25 | 2018-05-01 | Qorvo Us, Inc. | Flip chip module with enhanced properties |
US9613831B2 (en) | 2015-03-25 | 2017-04-04 | Qorvo Us, Inc. | Encapsulated dies with enhanced thermal performance |
US20160343604A1 (en) | 2015-05-22 | 2016-11-24 | Rf Micro Devices, Inc. | Substrate structure with embedded layer for post-processing silicon handle elimination |
US10276495B2 (en) | 2015-09-11 | 2019-04-30 | Qorvo Us, Inc. | Backside semiconductor die trimming |
US10367070B2 (en) | 2015-09-24 | 2019-07-30 | Intel Corporation | Methods of forming backside self-aligned vias and structures formed thereby |
US20170095582A1 (en) * | 2015-10-01 | 2017-04-06 | Sensor Electronic Technology, Inc. | Integrated Flip Chip Device Array |
US10020405B2 (en) | 2016-01-19 | 2018-07-10 | Qorvo Us, Inc. | Microelectronics package with integrated sensors |
US11328951B2 (en) | 2016-04-01 | 2022-05-10 | Intel Corporation | Transistor cells including a deep via lined wit h a dielectric material |
US10090262B2 (en) | 2016-05-09 | 2018-10-02 | Qorvo Us, Inc. | Microelectronics package with inductive element and magnetically enhanced mold compound component |
US10784149B2 (en) | 2016-05-20 | 2020-09-22 | Qorvo Us, Inc. | Air-cavity module with enhanced device isolation |
US10468329B2 (en) | 2016-07-18 | 2019-11-05 | Qorvo Us, Inc. | Thermally enhanced semiconductor package having field effect transistors with back-gate feature |
US10773952B2 (en) | 2016-05-20 | 2020-09-15 | Qorvo Us, Inc. | Wafer-level package with enhanced performance |
US10103080B2 (en) | 2016-06-10 | 2018-10-16 | Qorvo Us, Inc. | Thermally enhanced semiconductor package with thermal additive and process for making the same |
US10486963B2 (en) | 2016-08-12 | 2019-11-26 | Qorvo Us, Inc. | Wafer-level package with enhanced performance |
JP7037544B2 (en) | 2016-08-12 | 2022-03-16 | コーボ ユーエス,インコーポレイティド | Wafer level package with improved performance |
WO2018031999A1 (en) | 2016-08-12 | 2018-02-15 | Qorvo Us, Inc. | Wafer-level package with enhanced performance |
BR112019001313A2 (en) | 2016-08-26 | 2019-04-30 | Intel Corporation | integrated circuit device structures and duplex manufacturing techniques |
US10109502B2 (en) | 2016-09-12 | 2018-10-23 | Qorvo Us, Inc. | Semiconductor package with reduced parasitic coupling effects and process for making the same |
US10090339B2 (en) | 2016-10-21 | 2018-10-02 | Qorvo Us, Inc. | Radio frequency (RF) switch |
US10068529B2 (en) | 2016-11-07 | 2018-09-04 | International Business Machines Corporation | Active matrix OLED display with normally-on thin-film transistors |
US10749518B2 (en) | 2016-11-18 | 2020-08-18 | Qorvo Us, Inc. | Stacked field-effect transistor switch |
US10068831B2 (en) | 2016-12-09 | 2018-09-04 | Qorvo Us, Inc. | Thermally enhanced semiconductor package and process for making the same |
US10755992B2 (en) | 2017-07-06 | 2020-08-25 | Qorvo Us, Inc. | Wafer-level packaging for enhanced performance |
US10347667B2 (en) * | 2017-07-26 | 2019-07-09 | International Business Machines Corporation | Thin-film negative differential resistance and neuronal circuit |
US10366972B2 (en) | 2017-09-05 | 2019-07-30 | Qorvo Us, Inc. | Microelectronics package with self-aligned stacked-die assembly |
US10784233B2 (en) | 2017-09-05 | 2020-09-22 | Qorvo Us, Inc. | Microelectronics package with self-aligned stacked-die assembly |
WO2019132863A1 (en) | 2017-12-26 | 2019-07-04 | Intel Corporation | Stacked transistors with contact last |
WO2019172879A1 (en) | 2018-03-05 | 2019-09-12 | Intel Corporation | Metallization structures for stacked device connectivity and their methods of fabrication |
US11152363B2 (en) | 2018-03-28 | 2021-10-19 | Qorvo Us, Inc. | Bulk CMOS devices with enhanced performance and methods of forming the same utilizing bulk CMOS process |
WO2019195428A1 (en) | 2018-04-04 | 2019-10-10 | Qorvo Us, Inc. | Gallium-nitride-based module with enhanced electrical performance and process for making the same |
US12046505B2 (en) | 2018-04-20 | 2024-07-23 | Qorvo Us, Inc. | RF devices with enhanced performance and methods of forming the same utilizing localized SOI formation |
US10804246B2 (en) | 2018-06-11 | 2020-10-13 | Qorvo Us, Inc. | Microelectronics package with vertically stacked dies |
WO2020009759A1 (en) | 2018-07-02 | 2020-01-09 | Qorvo Us, Inc. | Rf semiconductor device and manufacturing method thereof |
US10868161B2 (en) | 2018-08-29 | 2020-12-15 | Qualcomm Incorporated | Low resistance source/drain regions in III-V transistors |
US11069590B2 (en) | 2018-10-10 | 2021-07-20 | Qorvo Us, Inc. | Wafer-level fan-out package with enhanced performance |
US10964554B2 (en) | 2018-10-10 | 2021-03-30 | Qorvo Us, Inc. | Wafer-level fan-out package with enhanced performance |
TWI671572B (en) * | 2018-10-22 | 2019-09-11 | 友達光電股份有限公司 | Display panel and manufacturing method thereof |
US11646242B2 (en) | 2018-11-29 | 2023-05-09 | Qorvo Us, Inc. | Thermally enhanced semiconductor package with at least one heat extractor and process for making the same |
CN113632209A (en) | 2019-01-23 | 2021-11-09 | Qorvo美国公司 | RF semiconductor device and method for manufacturing the same |
US11387157B2 (en) | 2019-01-23 | 2022-07-12 | Qorvo Us, Inc. | RF devices with enhanced performance and methods of forming the same |
US12057374B2 (en) | 2019-01-23 | 2024-08-06 | Qorvo Us, Inc. | RF devices with enhanced performance and methods of forming the same |
US12046483B2 (en) | 2019-01-23 | 2024-07-23 | Qorvo Us, Inc. | RF devices with enhanced performance and methods of forming the same |
US12046570B2 (en) | 2019-01-23 | 2024-07-23 | Qorvo Us, Inc. | RF devices with enhanced performance and methods of forming the same |
CN109755288A (en) * | 2019-03-11 | 2019-05-14 | 中国计量大学 | A kind of SOI substrate OLED micro-display device with reflecting barrier layer |
US11688780B2 (en) | 2019-03-22 | 2023-06-27 | Intel Corporation | Deep source and drain for transistor structures with back-side contact metallization |
US12074086B2 (en) | 2019-11-01 | 2024-08-27 | Qorvo Us, Inc. | RF devices with nanotube particles for enhanced performance and methods of forming the same |
US11646289B2 (en) | 2019-12-02 | 2023-05-09 | Qorvo Us, Inc. | RF devices with enhanced performance and methods of forming the same |
US11923238B2 (en) | 2019-12-12 | 2024-03-05 | Qorvo Us, Inc. | Method of forming RF devices with enhanced performance including attaching a wafer to a support carrier by a bonding technique without any polymer adhesive |
KR20220133755A (en) | 2020-01-28 | 2022-10-05 | 오엘이디워크스 엘엘씨 | OLD display with protection circuit |
US12062571B2 (en) | 2021-03-05 | 2024-08-13 | Qorvo Us, Inc. | Selective etching process for SiGe and doped epitaxial silicon |
US11843034B2 (en) * | 2021-08-25 | 2023-12-12 | Globalfoundries U.S. Inc. | Lateral bipolar transistor |
US11810969B2 (en) | 2021-08-26 | 2023-11-07 | Globalfoundries U.S. Inc. | Lateral bipolar transistor |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060139275A1 (en) * | 2004-12-29 | 2006-06-29 | Gang Yu | Organic electronic devices including pixels |
US20070267723A1 (en) * | 2006-05-16 | 2007-11-22 | Kerry Bernstein | Double-sided integrated circuit chips |
US8446394B2 (en) * | 2006-06-16 | 2013-05-21 | Visam Development L.L.C. | Pixel circuits and methods for driving pixels |
US8674470B1 (en) * | 2012-12-22 | 2014-03-18 | Monolithic 3D Inc. | Semiconductor device and structure |
US20140361350A1 (en) * | 2013-06-05 | 2014-12-11 | International Business Machines Corporation | Thin-film hybrid complementary circuits |
US20150279913A1 (en) * | 2014-03-26 | 2015-10-01 | International Business Machines Corporation | Vertically integrated active matrix backplane |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4540146B2 (en) * | 1998-12-24 | 2010-09-08 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US6593192B2 (en) * | 2001-04-27 | 2003-07-15 | Micron Technology, Inc. | Method of forming a dual-gated semiconductor-on-insulator device |
GB2386462A (en) | 2002-03-14 | 2003-09-17 | Cambridge Display Tech Ltd | Display driver circuits |
GB2389951A (en) | 2002-06-18 | 2003-12-24 | Cambridge Display Tech Ltd | Display driver circuits for active matrix OLED displays |
JP4294935B2 (en) * | 2002-10-17 | 2009-07-15 | 株式会社ルネサステクノロジ | Semiconductor device |
CA2419704A1 (en) | 2003-02-24 | 2004-08-24 | Ignis Innovation Inc. | Method of manufacturing a pixel with organic light-emitting diode |
US20060138403A1 (en) * | 2004-12-29 | 2006-06-29 | Gang Yu | Organic electronic devices including pixels |
KR20070008872A (en) | 2005-07-12 | 2007-01-18 | 삼성전자주식회사 | Driving circuit for display device and display device including the same |
US20070222923A1 (en) * | 2005-12-28 | 2007-09-27 | Jian Wang | Electronic device having black layers |
KR20090006198A (en) * | 2006-04-19 | 2009-01-14 | 이그니스 이노베이션 인크. | Stable driving scheme for active matrix displays |
US7851804B2 (en) | 2007-05-17 | 2010-12-14 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US7935961B2 (en) | 2007-10-19 | 2011-05-03 | Samsung Electronics Co., Ltd. | Multi-layered bipolar field-effect transistor and method of manufacturing the same |
CN105140136B (en) * | 2009-03-30 | 2018-02-13 | 高通股份有限公司 | Use top post-passivation technology and the IC chip of bottom structure technology |
US8513723B2 (en) * | 2010-01-19 | 2013-08-20 | International Business Machines Corporation | Method and structure for forming high performance MOS capacitor along with fully depleted semiconductor on insulator devices on the same chip |
KR101155898B1 (en) | 2010-05-12 | 2012-06-20 | 삼성모바일디스플레이주식회사 | Organic light emitting display and driving method thereof |
US9159825B2 (en) * | 2010-10-12 | 2015-10-13 | Silanna Semiconductor U.S.A., Inc. | Double-sided vertical semiconductor device with thinned substrate |
US8354678B1 (en) * | 2011-07-11 | 2013-01-15 | International Business Machines Corporation | Structure and method for forming a light detecting diode and a light emitting diode on a silicon-on-insulator wafer backside |
US8574929B1 (en) * | 2012-11-16 | 2013-11-05 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
-
2013
- 2013-07-24 US US13/949,498 patent/US9059123B2/en active Active
- 2013-08-21 US US13/972,272 patent/US8906755B1/en active Active
-
2015
- 2015-05-20 US US14/717,344 patent/US9472607B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060139275A1 (en) * | 2004-12-29 | 2006-06-29 | Gang Yu | Organic electronic devices including pixels |
US20070267723A1 (en) * | 2006-05-16 | 2007-11-22 | Kerry Bernstein | Double-sided integrated circuit chips |
US8446394B2 (en) * | 2006-06-16 | 2013-05-21 | Visam Development L.L.C. | Pixel circuits and methods for driving pixels |
US8674470B1 (en) * | 2012-12-22 | 2014-03-18 | Monolithic 3D Inc. | Semiconductor device and structure |
US20140361350A1 (en) * | 2013-06-05 | 2014-12-11 | International Business Machines Corporation | Thin-film hybrid complementary circuits |
US20150279913A1 (en) * | 2014-03-26 | 2015-10-01 | International Business Machines Corporation | Vertically integrated active matrix backplane |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9772489B2 (en) * | 2013-03-22 | 2017-09-26 | Shanghai Jadic Optoelectronics Technology Co., Ltd. | Display device having MEMS transmissive light valve and method for forming the same |
US20140284632A1 (en) * | 2013-03-22 | 2014-09-25 | Lexvu Opto Microelectronics Technology (Shanghai) Ltd | Display device having mems transmissive light valve and method for forming the same |
US11552148B2 (en) | 2015-10-15 | 2023-01-10 | Ordos Yuansheng Optoelectronics Co., Ltd. | Array substrate, manufacturing method thereof, and display apparatus |
WO2017063568A1 (en) | 2015-10-15 | 2017-04-20 | Boe Technology Group Co., Ltd. | Array substrate, manufacturing method thereof, and display apparatus |
EP3363046A4 (en) * | 2015-10-15 | 2019-06-12 | Boe Technology Group Co. Ltd. | Array substrate, manufacturing method thereof, and display apparatus |
US11600234B2 (en) | 2015-10-15 | 2023-03-07 | Ordos Yuansheng Optoelectronics Co., Ltd. | Display substrate and driving method thereof |
WO2019008624A1 (en) * | 2017-07-03 | 2019-01-10 | シャープ株式会社 | Display device and pixel circuit thereof |
US11569482B2 (en) | 2019-08-23 | 2023-01-31 | Beijing Boe Technology Development Co., Ltd. | Display panel and manufacturing method thereof, display device |
US11600681B2 (en) | 2019-08-23 | 2023-03-07 | Boe Technology Group Co., Ltd. | Display device and manufacturing method thereof |
US11783777B2 (en) | 2019-08-23 | 2023-10-10 | Boe Technology Group Co., Ltd. | Pixel circuit and driving method thereof, display substrate and driving method thereof, and display apparatus |
US11930664B2 (en) | 2019-08-23 | 2024-03-12 | Boe Technology Group Co., Ltd. | Display device with transistors oriented in directions intersecting direction of driving transistor and manufacturing method thereof |
US12029065B2 (en) | 2019-08-23 | 2024-07-02 | Boe Technology Group Co., Ltd. | Display device and manufacturing method thereof and driving substrate |
US11404451B2 (en) | 2019-08-27 | 2022-08-02 | Boe Technology Group Co., Ltd. | Electronic device substrate, manufacturing method thereof, and electronic device |
US11749691B2 (en) | 2019-08-27 | 2023-09-05 | Boe Technology Group Co., Ltd. | Electronic device substrate, manufacturing method thereof, and electronic device |
Also Published As
Publication number | Publication date |
---|---|
US20150028289A1 (en) | 2015-01-29 |
US8906755B1 (en) | 2014-12-09 |
US9472607B2 (en) | 2016-10-18 |
US9059123B2 (en) | 2015-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9472607B2 (en) | Active matrix using hybrid integrated circuit and bipolar transistor | |
US9793252B2 (en) | Method of integrating inorganic light emitting diode with oxide thin film transistor for display applications | |
US10790336B2 (en) | Hybrid high electron mobility transistor and active matrix structure | |
US10957252B2 (en) | Active matrix OLED display with normally-on thin-film transistors | |
TWI580021B (en) | Organic light emitting diode display and method of manufacturing the same | |
KR101073542B1 (en) | Organic light emitting diode display and method for manufacturing the same | |
US10128452B2 (en) | Hybrid junction field-effect transistor and active matrix structure | |
JP5266188B2 (en) | Organic electroluminescent display device and manufacturing method thereof | |
TWI690065B (en) | Thin-film transistor array substrate and organic light-emitting display apparatus including the same | |
WO2017206243A1 (en) | Method for manufacturing amoled pixel drive circuit | |
CN106920802B (en) | Thin film transistor base plate and the display for using the thin film transistor base plate | |
CN116960131A (en) | Display with silicon top gate thin film transistor and semiconductor oxide top gate thin film transistor | |
US10651252B2 (en) | Vertically integrated active matrix backplane | |
TWI375282B (en) | Thin film transistor(tft)manufacturing method and oled display having tft manufactured by the same | |
US20130214854A1 (en) | Semiconductor device and method of driving the same | |
CN107293552A (en) | A kind of array base palte and display device | |
JP2022146789A (en) | thin film transistor substrate | |
Yu et al. | Characteristics of polycrystalline silicon thin-film transistors with electrical source/drain extensions induced by a bottom sub-gate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HEKMATSHOARTABARI, BAHMAN;NING, TAK H.;SHAHIDI, GHAVAM G.;AND OTHERS;SIGNING DATES FROM 20130718 TO 20130723;REEL/FRAME:035680/0272 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:037409/0869 Effective date: 20151028 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;SIGNING DATES FROM 20151208 TO 20151214;REEL/FRAME:037542/0087 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |