US20150243888A1 - Resistive random access memory devices with extremely reactive contacts - Google Patents
Resistive random access memory devices with extremely reactive contacts Download PDFInfo
- Publication number
- US20150243888A1 US20150243888A1 US14/710,204 US201514710204A US2015243888A1 US 20150243888 A1 US20150243888 A1 US 20150243888A1 US 201514710204 A US201514710204 A US 201514710204A US 2015243888 A1 US2015243888 A1 US 2015243888A1
- Authority
- US
- United States
- Prior art keywords
- electrode
- oxygen scavenging
- oxygen
- metal oxide
- transition metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/841—Electrodes
-
- H01L45/1608—
-
- H01L45/08—
-
- H01L45/1253—
-
- H01L45/146—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of the switching material, e.g. layer deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/841—Electrodes
- H10N70/8416—Electrodes adapted for supplying ionic species
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8833—Binary metal oxides, e.g. TaOx
Definitions
- the present invention relates to memory devices, and more particularly to devices and methods for forming resistive random access memories with reactive contacts.
- Resistive random access memory is considered a promising technology for high-density and high-speed non-volatile memory applications.
- a dielectric layer which is normally insulating, can be made to conduct through a conduction path or conducting filament formed after application of a sufficiently high voltage and current.
- the conduction path formation can arise from different mechanisms, including vacancy formation, defect generation, metal migration, phase change, etc. Once the conduction path is formed, it may be reset (disconnected, resulting in high resistance) or set (connected, resulting in lower resistance) by an appropriately applied voltage and current.
- a resistive switching device includes a first electrode and a transition metal oxide layer formed on the first electrode.
- An oxygen scavenging electrode is formed on the transition metal oxide. At the moment when the oxygen scavenging electrode is formed, the oxygen scavenging electrode removes oxygen from the transition metal oxide layer to increase the concentration of oxygen vacancies in the transition metal oxide layer to enable a switching mode.
- a resistive switching device includes a first electrode and a transition metal oxide layer formed on the first electrode.
- An oxygen scavenging electrode is formed on the transition metal oxide wherein the oxygen scavenging electrode removes oxygen from the transition metal oxide layer to increase formation of oxygen vacancies in the transition metal oxide layer to enable a switching mode when a bias is applied between the first electrode and the oxygen scavenging electrode.
- a resistive random access memory cell includes a first electrode formed on a substrate and a transition metal oxide layer formed on the first electrode.
- An oxygen scavenging electrode is formed on the transition metal oxide.
- a biasing circuit is integrated on the substrate, coupled to the first electrode and the oxygen scavenging electrode and configured to apply a bias voltage between the first electrode and the oxygen scavenging electrode. When the device is biased, the oxygen scavenging electrode removes oxygen from the transition metal oxide layer to increase formation of oxygen vacancies in the transition metal oxide layer to enable a switching mode in accordance with the bias voltage.
- a method for forming a resistive switching device includes forming a first electrode; forming a transition metal oxide layer on the first electrode; forming an oxygen scavenging electrode on the transition metal oxide; and controlling oxygen scavenging by the oxygen scavenging electrode by adjusting formation properties of the oxygen scavenging electrode such that when the device is biased, the oxygen scavenging electrode removes oxygen from the transition metal oxide layer to increase formation of oxygen vacancies in the transition metal oxide layer to enable a switching mode.
- FIG. 1 is a cross-sectional view of a resistive switching device in accordance with the present principles
- FIG. 2 is a cross-sectional view of a resistive switching device showing the formation of oxygen vacancies when biased in accordance with the present principles
- FIG. 3A shows a comparison structure including inert Pt electrodes and a graph of current (A) versus voltage (V) showing no resistive switching;
- FIG. 3B shows a structure including an inert Er electrode and a graph of current (A) versus voltage (V) showing resistive switching in accordance with the present principles
- FIG. 4 is a block/flow diagram showing a method for forming a resistive switching device in accordance with illustrative embodiments.
- a resistive switching device in transition metal oxide (TMO) based devices includes a switching mechanism that is attributed to conducting channel formation in the TMO layer by oxygen vacancy migration.
- one of the electrodes of the device is formed with an extremely reactive oxygen scavenging material configured to consume or draw oxygen from the TMO.
- the electrode includes erbium (Er), which is a highly oxygen-scavenging material. The Er electrode consumes oxygen in the switching dielectric with which it is in contact. This creates oxygen vacancies in the TMO layer.
- the resistive switching device may include resistive random access memory (RRAM) cells.
- RRAM resistive random access memory
- Er Er or similar materials as an electrode in RRAM devices
- Oxygen vacancy in TMO can be created.
- Oxygen concentration can be controlled and/or adjusted in the TMO by, for example, changing a thickness of Er and/or by controlling the deposition conditions such as pressure and temperature, and/or by post-deposition annealing of the Er.
- a design for an integrated circuit chip may be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly.
- the stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer.
- the photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
- the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B).
- such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C).
- This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- the device includes a first electrode 12 , which may include any conductive material such as Pt, Mo, W, Cu, Ag, Au, TiN, Pd, etc.
- Electrode 12 may be formed on a substrate 20 for an integrated circuit or other device. Electrode 12 may be deposited by a chemical vapor deposition process (CVD), a sputtering process, evaporation, a plasma enhanced CVD (PECVD), etc.
- the electrode 12 may include a thickness of between about 20 nm to about 2 microns, although other thicknesses may be employed.
- a transition metal oxide (TMO) 14 is deposited on the electrode 12 .
- the TMO may include a high dielectric constant (high-k) material such as, e.g., hafnium dioxide, aluminum oxide, zirconium dioxide, silicon dioxide, or other oxides.
- the TMO 14 may be deposited by an atomic layer deposition (ALD), chemical vapor deposition process (CVD), a plasma enhanced CVD (PECVD), etc.
- the TMO 14 may include a thickness of between about 1 nm to about 100 nm, although other thicknesses may be employed.
- a second electrode 16 is formed on the TMO 14 .
- the second electrode 16 includes an extremely reactive oxygen scavenging material, such as, e.g., Er, La, Y, Yb, Sc, Ce, Pr, Nd, Sm, Dy, Ho, Tm, Yb, Lu or other rare earth elements although other conductors such as, e.g., Hf, Ni, Al, Ti, Ca, Mg, Zr, etc. or there alloys may be employed.
- Electrode 16 may be deposited by a chemical vapor deposition process (CVD), a sputtering process, evaporation, a plasma enhanced CVD (PECVD), etc.
- CVD chemical vapor deposition process
- PECVD plasma enhanced CVD
- the electrode 16 may include a thickness of between about 2 nm to about 2 microns, although other thicknesses may be employed.
- the device 10 may be employed as a RRAM device where a potential is applied across the TMO 14 using a bias circuit or device 18 to generate a potential difference between the electrodes 12 and 16 .
- the bias circuit 18 may be integrated on the substrate 20 .
- the thickness of the electrode 16 has an impact on its oxygen scavenging characteristics. Thicker electrode layers 16 provide a greater oxygen scavenging capacity. In addition, a post anneal process of the electrode 16 may permit greater oxygen scavenging properties of the electrode 16 .
- the anneal process may include a temperature between about 100 degrees C. to about 500 degrees C. for between 10 s and 60 minutes. Other temperatures and durations may also be employed.
- An optional capping layer 17 may be formed on layer 16 .
- the capping layer 17 includes a conductive material, such as e.g., TiN, TaN, W, Ag, Au, etc.
- the additional capping layer 17 provides a more reliable contact by enhancing conductive properties.
- the optional capping layer 17 may also serve as an oxygen diffusion barrier to prevent oxidation of layer 16 by atmospheric oxygen.
- a resistive switching mechanism in TMO-based RRAMs is attributed to conducting channel 21 formation in the TMO layer 14 by oxygen vacancy migration.
- Oxygen vacancies 22 are illustrated by open circles, and arrows 23 indicate oxygen scavenging (not movement of oxygen vacancies out of the layer 14 ).
- the oxygen scavenging material of electrode 16 e.g., erbium (Er) a highly oxygen-scavenging material
- oxygen vacancies 22 can be created in the TMO layer 14 .
- the oxygen vacancy concentration or density can be controlled in the TMO layer 14 by, for example, changing the thickness of the electrode 16 , changing the deposition conditions, such as, pressure and temperature, and post-deposition annealing of the electrode 16 .
- the oxygen vacancies 22 permit the formation of a selectively activated (e.g., using biasing) conductive channel between the electrodes 12 and 16 through the TMO layer 14 .
- a graph shows current (A) versus voltage (V) for a Pt—HfO 2 —Pt device 30 .
- the device 30 was tested and displayed no resistive switching when high positive and negative voltages were applied.
- the high positive potential, +5V, applied to the device 30 shows no switching in the device resistance (arrow 1 ) except a transient increase of leakage current due to the soft-breakdown and stress applied to the HfO 2 layer (arrow 2 ).
- the device 30 underwent a similar non-switching response with the high negative potential.
- the device 30 showed very low current (arrow 3 ) until the soft-breakdown and subsequent stress current appeared in a transient manner (arrow 4 ).
- the top Pt electrode is inert with regard to oxygen scavenging and has been provided to highlight differences in accordance with the present principles as will be described with reference to FIG. 3B .
- a graph shows current (A) versus voltage (V) for an Er—HfO 2 —Pt device 40 .
- the device 40 shows switching of device resistance between a high resistance state (HRS) and low resistance state (LRS).
- HRS high resistance state
- LRS low resistance state
- a significant decrease in the device resistance is observed after applying a positive bias of 1.5 V (arrow 1 ), and the resistance of device 40 is switched to a low resistance state confirmed by high current (arrow 2 ).
- the device 40 switches back to the high resistance state at the applied negative bias of ⁇ 0.9V confirmed by a sudden decrease of the device current (arrow 3 ), and low current flow afterward (arrow 4 ).
- This resistance switching can be utilized to implement memory devices with two or more distinct states.
- the oxygen scavenging material e.g., Er
- the oxygen scavenging material e.g., Er
- Devices 40 with an Er—HfO 2 —Pt structure show bipolar resistive switching, while a device with inert Pt contacts in Pt—HfO 2 —Pt does not show any switching.
- a block/flow diagram shows a method for forming a resistive switching device in accordance with illustrative embodiments.
- the functions noted in the blocks may occur out of the order noted in the figures.
- two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved.
- each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration can be implemented by special purpose hardware-based systems that perform the specified functions or acts, or combinations of special purpose hardware and computer instructions.
- a first electrode is formed. Any suitable conductor may be employed.
- a transition metal oxide layer is formed on the first electrode.
- the transition metal oxide layer may include hafnium dioxide, although other oxides may be employed.
- an oxygen scavenging electrode is formed on the transition metal oxide.
- the oxygen scavenging electrode may include erbium although other materials may be employed.
- oxygen scavenging is controlled in the oxygen scavenging electrode such that when the device is biased, the oxygen scavenging electrode removes oxygen from the transition metal oxide layer to increase formation of oxygen vacancies in the transition metal oxide layer to enable a switching mode when the bias is applied.
- the bias and the reverse bias may include a same magnitude and opposite sign.
- oxygen scavenging is controlled by adjusting a thickness of the oxygen scavenging electrode.
- the oxygen scavenging electrode may have a thickness adjusted between 2 nm to 50 nm, although other thickness may be employed.
- controlling oxygen scavenging includes annealing the oxygen scavenging layer to drive off oxygen.
- controlling oxygen scavenging includes adjusting at least one of a pressure and temperature during the deposition of the oxygen scavenging electrode. The pressure and temperature adjustments are determined based on the material employed and the oxygen vacancy density desired.
- a capping layer may be formed on the oxygen scavenging electrode.
- Processing can continue in block 118 , with the formation of metallizations, interlevel dielectric layers, biasing circuits, etc.
Abstract
Description
- This application is a divisional application of U.S. patent application Ser. No. 13/948,723 filed on Jul. 23, 2013, incorporated herein by reference in their entirety.
- 1. Technical Field
- The present invention relates to memory devices, and more particularly to devices and methods for forming resistive random access memories with reactive contacts.
- 2. Description of the Related Art
- Resistive random access memory (RRAM) is considered a promising technology for high-density and high-speed non-volatile memory applications. In RRAM cells, a dielectric layer, which is normally insulating, can be made to conduct through a conduction path or conducting filament formed after application of a sufficiently high voltage and current. The conduction path formation can arise from different mechanisms, including vacancy formation, defect generation, metal migration, phase change, etc. Once the conduction path is formed, it may be reset (disconnected, resulting in high resistance) or set (connected, resulting in lower resistance) by an appropriately applied voltage and current.
- A resistive switching device includes a first electrode and a transition metal oxide layer formed on the first electrode. An oxygen scavenging electrode is formed on the transition metal oxide. At the moment when the oxygen scavenging electrode is formed, the oxygen scavenging electrode removes oxygen from the transition metal oxide layer to increase the concentration of oxygen vacancies in the transition metal oxide layer to enable a switching mode.
- A resistive switching device includes a first electrode and a transition metal oxide layer formed on the first electrode. An oxygen scavenging electrode is formed on the transition metal oxide wherein the oxygen scavenging electrode removes oxygen from the transition metal oxide layer to increase formation of oxygen vacancies in the transition metal oxide layer to enable a switching mode when a bias is applied between the first electrode and the oxygen scavenging electrode.
- A resistive random access memory cell includes a first electrode formed on a substrate and a transition metal oxide layer formed on the first electrode. An oxygen scavenging electrode is formed on the transition metal oxide. A biasing circuit is integrated on the substrate, coupled to the first electrode and the oxygen scavenging electrode and configured to apply a bias voltage between the first electrode and the oxygen scavenging electrode. When the device is biased, the oxygen scavenging electrode removes oxygen from the transition metal oxide layer to increase formation of oxygen vacancies in the transition metal oxide layer to enable a switching mode in accordance with the bias voltage.
- A method for forming a resistive switching device includes forming a first electrode; forming a transition metal oxide layer on the first electrode; forming an oxygen scavenging electrode on the transition metal oxide; and controlling oxygen scavenging by the oxygen scavenging electrode by adjusting formation properties of the oxygen scavenging electrode such that when the device is biased, the oxygen scavenging electrode removes oxygen from the transition metal oxide layer to increase formation of oxygen vacancies in the transition metal oxide layer to enable a switching mode.
- These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
- The disclosure will provide details in the following description of preferred embodiments with reference to the following figures wherein:
-
FIG. 1 is a cross-sectional view of a resistive switching device in accordance with the present principles; -
FIG. 2 is a cross-sectional view of a resistive switching device showing the formation of oxygen vacancies when biased in accordance with the present principles; -
FIG. 3A shows a comparison structure including inert Pt electrodes and a graph of current (A) versus voltage (V) showing no resistive switching; -
FIG. 3B shows a structure including an inert Er electrode and a graph of current (A) versus voltage (V) showing resistive switching in accordance with the present principles; and -
FIG. 4 is a block/flow diagram showing a method for forming a resistive switching device in accordance with illustrative embodiments. - In accordance with the present principles, a resistive switching device in transition metal oxide (TMO) based devices is disclosed. In one embodiment, the device includes a switching mechanism that is attributed to conducting channel formation in the TMO layer by oxygen vacancy migration. In accordance with the present principles, one of the electrodes of the device is formed with an extremely reactive oxygen scavenging material configured to consume or draw oxygen from the TMO. In one particularly useful embodiment, the electrode includes erbium (Er), which is a highly oxygen-scavenging material. The Er electrode consumes oxygen in the switching dielectric with which it is in contact. This creates oxygen vacancies in the TMO layer.
- The resistive switching device may include resistive random access memory (RRAM) cells. By employing Er or similar materials as an electrode in RRAM devices, oxygen vacancy in TMO can be created. Oxygen concentration can be controlled and/or adjusted in the TMO by, for example, changing a thickness of Er and/or by controlling the deposition conditions such as pressure and temperature, and/or by post-deposition annealing of the Er.
- It is to be understood that the present invention will be described in terms of a given illustrative architecture; however, other architectures, structures, substrate materials and process features and steps may be varied within the scope of the present invention.
- It will also be understood that when an element such as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
- A design for an integrated circuit chip may be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly. The stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer. The photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
- Methods as described herein may be used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- Reference in the specification to “one embodiment” or “an embodiment” of the present principles, as well as other variations thereof, means that a particular feature, structure, characteristic, and so forth described in connection with the embodiment is included in at least one embodiment of the present principles. Thus, the appearances of the phrase “in one embodiment” or “in an embodiment”, as well any other variations, appearing in various places throughout the specification are not necessarily all referring to the same embodiment.
- It is to be appreciated that the use of any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of “A, B, and/or C” and “at least one of A, B, and C”, such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- Referring now to the drawings in which like numerals represent the same or similar elements and initially to
FIG. 1 , an illustrativeresistive switching device 10 is shown in accordance with one embodiment. In a simple form, the device includes afirst electrode 12, which may include any conductive material such as Pt, Mo, W, Cu, Ag, Au, TiN, Pd, etc.Electrode 12 may be formed on asubstrate 20 for an integrated circuit or other device.Electrode 12 may be deposited by a chemical vapor deposition process (CVD), a sputtering process, evaporation, a plasma enhanced CVD (PECVD), etc. Theelectrode 12 may include a thickness of between about 20 nm to about 2 microns, although other thicknesses may be employed. - A transition metal oxide (TMO) 14 is deposited on the
electrode 12. The TMO may include a high dielectric constant (high-k) material such as, e.g., hafnium dioxide, aluminum oxide, zirconium dioxide, silicon dioxide, or other oxides. TheTMO 14 may be deposited by an atomic layer deposition (ALD), chemical vapor deposition process (CVD), a plasma enhanced CVD (PECVD), etc. TheTMO 14 may include a thickness of between about 1 nm to about 100 nm, although other thicknesses may be employed. - A
second electrode 16 is formed on theTMO 14. Thesecond electrode 16 includes an extremely reactive oxygen scavenging material, such as, e.g., Er, La, Y, Yb, Sc, Ce, Pr, Nd, Sm, Dy, Ho, Tm, Yb, Lu or other rare earth elements although other conductors such as, e.g., Hf, Ni, Al, Ti, Ca, Mg, Zr, etc. or there alloys may be employed.Electrode 16 may be deposited by a chemical vapor deposition process (CVD), a sputtering process, evaporation, a plasma enhanced CVD (PECVD), etc. Theelectrode 16 may include a thickness of between about 2 nm to about 2 microns, although other thicknesses may be employed. Thedevice 10 may be employed as a RRAM device where a potential is applied across theTMO 14 using a bias circuit or device 18 to generate a potential difference between theelectrodes substrate 20. - The thickness of the
electrode 16 has an impact on its oxygen scavenging characteristics. Thicker electrode layers 16 provide a greater oxygen scavenging capacity. In addition, a post anneal process of theelectrode 16 may permit greater oxygen scavenging properties of theelectrode 16. - In one embodiment, the anneal process may include a temperature between about 100 degrees C. to about 500 degrees C. for between 10 s and 60 minutes. Other temperatures and durations may also be employed.
- An
optional capping layer 17 may be formed onlayer 16. Thecapping layer 17 includes a conductive material, such as e.g., TiN, TaN, W, Ag, Au, etc. Whenlayer 16 is thin, theadditional capping layer 17 provides a more reliable contact by enhancing conductive properties. Also, theoptional capping layer 17 may also serve as an oxygen diffusion barrier to prevent oxidation oflayer 16 by atmospheric oxygen. - Referring to
FIG. 2 , a resistive switching mechanism in TMO-based RRAMs is attributed to conductingchannel 21 formation in theTMO layer 14 by oxygen vacancy migration.Oxygen vacancies 22 are illustrated by open circles, andarrows 23 indicate oxygen scavenging (not movement of oxygen vacancies out of the layer 14). In accordance with the present principles, the oxygen scavenging material of electrode 16 (e.g., erbium (Er) a highly oxygen-scavenging material), consumes oxygen in the switching dielectric (TMO layer 14) at an interface between theelectrode 16 and theTMO layer 14. This createsoxygen vacancies 22 in theTMO layer 14. - By using, e.g., Er as an electrode of RRAM devices,
oxygen vacancies 22 can be created in theTMO layer 14. The oxygen vacancy concentration or density can be controlled in theTMO layer 14 by, for example, changing the thickness of theelectrode 16, changing the deposition conditions, such as, pressure and temperature, and post-deposition annealing of theelectrode 16. Theoxygen vacancies 22 permit the formation of a selectively activated (e.g., using biasing) conductive channel between theelectrodes TMO layer 14. - Referring to
FIG. 3A , a graph shows current (A) versus voltage (V) for a Pt—HfO2—Pt device 30. Thedevice 30 was tested and displayed no resistive switching when high positive and negative voltages were applied. The high positive potential, +5V, applied to thedevice 30 shows no switching in the device resistance (arrow 1) except a transient increase of leakage current due to the soft-breakdown and stress applied to the HfO2 layer (arrow 2). Thedevice 30 underwent a similar non-switching response with the high negative potential. Thedevice 30 showed very low current (arrow 3) until the soft-breakdown and subsequent stress current appeared in a transient manner (arrow 4).FIG. 3A confirmed that there is no resistance switching observed in the Pt—HfO2—Pt device 30. The top Pt electrode is inert with regard to oxygen scavenging and has been provided to highlight differences in accordance with the present principles as will be described with reference toFIG. 3B . - Referring to
FIG. 3B , a graph shows current (A) versus voltage (V) for an Er—HfO2—Pt device 40. Thedevice 40 shows switching of device resistance between a high resistance state (HRS) and low resistance state (LRS). A significant decrease in the device resistance is observed after applying a positive bias of 1.5 V (arrow 1), and the resistance ofdevice 40 is switched to a low resistance state confirmed by high current (arrow 2). In the subsequent negative voltage sweep, thedevice 40 switches back to the high resistance state at the applied negative bias of −0.9V confirmed by a sudden decrease of the device current (arrow 3), and low current flow afterward (arrow 4). This resistance switching can be utilized to implement memory devices with two or more distinct states. - The oxygen scavenging material (e.g., Er) enables/enhances resistive switching in TMO-based RRAM devices by scavenging oxygen in the TMO layer and creating mobile oxygen vacancies.
Devices 40 with an Er—HfO2—Pt structure show bipolar resistive switching, while a device with inert Pt contacts in Pt—HfO2—Pt does not show any switching. - Referring to
FIG. 4 , a block/flow diagram shows a method for forming a resistive switching device in accordance with illustrative embodiments. It should be noted that, in some alternative implementations, the functions noted in the blocks may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems that perform the specified functions or acts, or combinations of special purpose hardware and computer instructions. - In
block 102, a first electrode is formed. Any suitable conductor may be employed. Inblock 104, a transition metal oxide layer is formed on the first electrode. The transition metal oxide layer may include hafnium dioxide, although other oxides may be employed. Inblock 106, an oxygen scavenging electrode is formed on the transition metal oxide. The oxygen scavenging electrode may include erbium although other materials may be employed. - In
block 108, oxygen scavenging is controlled in the oxygen scavenging electrode such that when the device is biased, the oxygen scavenging electrode removes oxygen from the transition metal oxide layer to increase formation of oxygen vacancies in the transition metal oxide layer to enable a switching mode when the bias is applied. The bias and the reverse bias may include a same magnitude and opposite sign. - In
block 110, oxygen scavenging is controlled by adjusting a thickness of the oxygen scavenging electrode. The oxygen scavenging electrode may have a thickness adjusted between 2 nm to 50 nm, although other thickness may be employed. Inblock 112, controlling oxygen scavenging includes annealing the oxygen scavenging layer to drive off oxygen. Inblock 114, controlling oxygen scavenging includes adjusting at least one of a pressure and temperature during the deposition of the oxygen scavenging electrode. The pressure and temperature adjustments are determined based on the material employed and the oxygen vacancy density desired. Inblock 116, a capping layer may be formed on the oxygen scavenging electrode. - Processing can continue in
block 118, with the formation of metallizations, interlevel dielectric layers, biasing circuits, etc. - Having described preferred embodiments for resistive random access memory devices with extremely reactive contacts (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/710,204 US20150243888A1 (en) | 2013-07-23 | 2015-05-12 | Resistive random access memory devices with extremely reactive contacts |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/948,723 US9203022B2 (en) | 2013-07-23 | 2013-07-23 | Resistive random access memory devices with extremely reactive contacts |
US14/710,204 US20150243888A1 (en) | 2013-07-23 | 2015-05-12 | Resistive random access memory devices with extremely reactive contacts |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/948,723 Division US9203022B2 (en) | 2013-07-23 | 2013-07-23 | Resistive random access memory devices with extremely reactive contacts |
Publications (1)
Publication Number | Publication Date |
---|---|
US20150243888A1 true US20150243888A1 (en) | 2015-08-27 |
Family
ID=52389711
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/948,723 Active 2033-07-31 US9203022B2 (en) | 2013-07-23 | 2013-07-23 | Resistive random access memory devices with extremely reactive contacts |
US14/710,204 Abandoned US20150243888A1 (en) | 2013-07-23 | 2015-05-12 | Resistive random access memory devices with extremely reactive contacts |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/948,723 Active 2033-07-31 US9203022B2 (en) | 2013-07-23 | 2013-07-23 | Resistive random access memory devices with extremely reactive contacts |
Country Status (1)
Country | Link |
---|---|
US (2) | US9203022B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160020220A1 (en) * | 2014-07-16 | 2016-01-21 | Qualcomm Incorporated | Non-volatile one-time programmable memory device |
WO2017171819A1 (en) * | 2016-03-31 | 2017-10-05 | Intel Corporation | Resistive random access memory with deuterium |
US10211064B2 (en) | 2016-06-08 | 2019-02-19 | International Business Machines Corporation | Multi time programmable memories using local implantation in high-K/ metal gate technologies |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9443910B1 (en) | 2015-07-09 | 2016-09-13 | Sandisk Technologies Llc | Silicided bit line for reversible-resistivity memory |
US10248907B2 (en) * | 2015-10-20 | 2019-04-02 | International Business Machines Corporation | Resistive processing unit |
US10230047B2 (en) | 2015-10-22 | 2019-03-12 | Winbond Electronics Corp. | RRAM device and method for manufacturing the same |
JP6869239B2 (en) | 2015-11-06 | 2021-05-12 | カーバー サイエンティフィック インコーポレイテッドCarver Scientific, Inc. | Electronic entropy memory device |
US9646243B1 (en) | 2016-09-12 | 2017-05-09 | International Business Machines Corporation | Convolutional neural networks using resistive processing unit array |
US9715656B1 (en) | 2016-09-12 | 2017-07-25 | International Business Machines Corporation | Killing asymmetric resistive processing units for neural network training |
US10672604B2 (en) * | 2016-09-20 | 2020-06-02 | The Board Of Trustees Of The Leland Stanford Junior University | Metal oxide-resistive memory using two-dimensional edge electrodes |
SG10201912363TA (en) | 2016-12-02 | 2020-02-27 | Carver Scientific Inc | Memory device and capacitive energy storage device |
CN109461660A (en) * | 2018-11-14 | 2019-03-12 | 合肥鑫晟光电科技有限公司 | A kind of metal-oxide film and preparation method thereof, thin film transistor (TFT) and array substrate |
US11770986B2 (en) | 2021-04-22 | 2023-09-26 | International Business Machines Corporation | Etch-resistant doped scavenging carbide electrodes |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120305878A1 (en) * | 2011-05-31 | 2012-12-06 | Intermolecular, Inc. | Resistive switching memory device |
US8796103B2 (en) * | 2012-12-20 | 2014-08-05 | Intermolecular, Inc. | Forming nonvolatile memory elements by diffusing oxygen into electrodes |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7235407B2 (en) * | 2004-05-27 | 2007-06-26 | Sharp Laboratories Of America, Inc. | System and method for forming a bipolar switching PCMO film |
KR100723872B1 (en) * | 2005-06-30 | 2007-05-31 | 한국전자통신연구원 | Memory device using abruptly metal-insulator transition and method of operating the same |
JP2009054886A (en) | 2007-08-28 | 2009-03-12 | Toshiba Corp | Nonvolatile semiconductor memory |
KR100969807B1 (en) | 2008-04-11 | 2010-07-13 | 광주과학기술원 | Resistance RAM having reactive metal layer and method for operating the same |
US8362454B2 (en) | 2008-08-12 | 2013-01-29 | Industrial Technology Research Institute | Resistive random access memory having metal oxide layer with oxygen vacancies and method for fabricating the same |
WO2010038786A1 (en) | 2008-09-30 | 2010-04-08 | 国立大学法人岡山大学 | Memory element, method for manufacturing the memory element, and memory device comprising memory element |
KR100997214B1 (en) | 2009-01-16 | 2010-11-29 | 한국과학기술원 | Resistor random access memory |
KR101176422B1 (en) | 2009-06-23 | 2012-08-30 | 광주과학기술원 | Nonvolatile resistance random access memory device |
US8325507B2 (en) * | 2010-09-29 | 2012-12-04 | Hewlett-Packard Development Company, L.P. | Memristors with an electrode metal reservoir for dopants |
US8541867B2 (en) * | 2011-06-28 | 2013-09-24 | International Business Machines Corporation | Metal insulator metal structure with remote oxygen scavenging |
CN102751437B (en) | 2012-07-03 | 2014-11-05 | 北京有色金属研究总院 | Electric-activation-free resistive random access memory and preparation method thereof |
-
2013
- 2013-07-23 US US13/948,723 patent/US9203022B2/en active Active
-
2015
- 2015-05-12 US US14/710,204 patent/US20150243888A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120305878A1 (en) * | 2011-05-31 | 2012-12-06 | Intermolecular, Inc. | Resistive switching memory device |
US8796103B2 (en) * | 2012-12-20 | 2014-08-05 | Intermolecular, Inc. | Forming nonvolatile memory elements by diffusing oxygen into electrodes |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160020220A1 (en) * | 2014-07-16 | 2016-01-21 | Qualcomm Incorporated | Non-volatile one-time programmable memory device |
US9876123B2 (en) * | 2014-07-16 | 2018-01-23 | Qualcomm Incorporated | Non-volatile one-time programmable memory device |
WO2017171819A1 (en) * | 2016-03-31 | 2017-10-05 | Intel Corporation | Resistive random access memory with deuterium |
US10573809B2 (en) | 2016-03-31 | 2020-02-25 | Intel Corporation | Resistive random access memory with deuterium |
US10211064B2 (en) | 2016-06-08 | 2019-02-19 | International Business Machines Corporation | Multi time programmable memories using local implantation in high-K/ metal gate technologies |
US10361093B2 (en) | 2016-06-08 | 2019-07-23 | International Business Machines Corporation | Multi time programmable memories using local implantation in high-K/ metal gate technologies |
Also Published As
Publication number | Publication date |
---|---|
US9203022B2 (en) | 2015-12-01 |
US20150028279A1 (en) | 2015-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9203022B2 (en) | Resistive random access memory devices with extremely reactive contacts | |
US9343673B2 (en) | Method for forming metal oxides and silicides in a memory device | |
US11502254B2 (en) | Resistive random access memory device and methods of fabrication | |
KR101145332B1 (en) | Switching device and memory device with the same | |
US8637413B2 (en) | Nonvolatile resistive memory element with a passivated switching layer | |
US11430948B2 (en) | Resistive random access memory device with switching multi-layer stack and methods of fabrication | |
US8871621B2 (en) | Method of forming an asymmetric MIMCAP or a schottky device as a selector element for a cross-bar memory array | |
US8787066B2 (en) | Method for forming resistive switching memory elements with improved switching behavior | |
JP5309615B2 (en) | Resistance change type memory and manufacturing method thereof | |
KR101570742B1 (en) | Resistive random access memory and method of fabricating the same | |
US11489112B2 (en) | Resistive random access memory device and methods of fabrication | |
EP2927976B1 (en) | Resistive random access memory and method of fabricating the same | |
US9281475B2 (en) | Resistive random-access memory (RRAM) with multi-layer device structure | |
US9035274B2 (en) | Semiconductor device having a stack structure including a stoichiometric material and a non-stoichiometric material, and method for fabricating the same | |
US9246092B1 (en) | Tunneling barrier creation in MSM stack as a selector device for non-volatile memory application | |
US8546781B2 (en) | Nitrogen doped aluminum oxide resistive random access memory | |
Jiao et al. | BEOL-compatible Ta/HZO/W ferroelectric tunnel junction with low operating voltage targeting for low power application |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HOPSTAKEN, MARINUS J.;KIM, JEEHWAN;KIM, SEYOUNG;AND OTHERS;SIGNING DATES FROM 20130717 TO 20130718;REEL/FRAME:035620/0688 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:037409/0869 Effective date: 20151028 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;SIGNING DATES FROM 20151208 TO 20151214;REEL/FRAME:037542/0087 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |