US20150228656A1 - REPLACEMENT GATE COMPATIBLE eDRAM TRANSISTOR WITH RECESSED CHANNEL - Google Patents

REPLACEMENT GATE COMPATIBLE eDRAM TRANSISTOR WITH RECESSED CHANNEL Download PDF

Info

Publication number
US20150228656A1
US20150228656A1 US14/175,849 US201414175849A US2015228656A1 US 20150228656 A1 US20150228656 A1 US 20150228656A1 US 201414175849 A US201414175849 A US 201414175849A US 2015228656 A1 US2015228656 A1 US 2015228656A1
Authority
US
United States
Prior art keywords
gate
thickness
replacement metal
substrate
gate oxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/175,849
Inventor
Till Schloesser
Peter Baars
Frank Jakubowski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
GlobalFoundries Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by GlobalFoundries Inc filed Critical GlobalFoundries Inc
Priority to US14/175,849 priority Critical patent/US20150228656A1/en
Publication of US20150228656A1 publication Critical patent/US20150228656A1/en
Assigned to GLOBALFOUNDRIES U.S. INC. reassignment GLOBALFOUNDRIES U.S. INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WILMINGTON TRUST, NATIONAL ASSOCIATION
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H01L27/10823
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/34DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the transistor being at least partially in a trench in the substrate
    • H01L27/10897
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356Disposition, e.g. buried gate electrode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356Disposition, e.g. buried gate electrode
    • H01L29/4236Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42372Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45Ohmic electrodes
    • H01L29/456Ohmic electrodes on silicon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/495Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a simple metal, e.g. W, Mo
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4966Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/511Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
    • H01L29/513Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/517Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66545Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568Lateral single gate silicon transistors
    • H01L29/66613Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
    • H01L29/66621Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation using etching to form a recess at the gate location
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/05Making the transistor
    • H10B12/053Making the transistor the transistor being at least partially in a trench in the substrate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/09Manufacture or treatment with simultaneous manufacture of the peripheral circuit region and memory cells
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/50Peripheral circuit region structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7842Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
    • H01L29/7848Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain

Definitions

  • the present disclosure relates to embedded dynamic random-access memories (eDRAMs) including recessed channel DRAMs and replacement metal gates.
  • eDRAMs embedded dynamic random-access memories
  • the present disclosure is particularly applicable to eDRAMs in 28 nanometer (nm) technology nodes and beyond
  • circuit elements such as transistors
  • micro-miniaturization has engendered a dramatic increase in transistor engineering complexity, such as the inclusion of lightly doped drain structures, multiple implants for source/drain regions, silicidation of gates and source/drains, and multiple sidewall spacers, for example.
  • the drive for high performance requires high speed operation of microelectronic components requiring high drive currents in addition to low leakage, i.e., low off-state current, to reduce power consumption.
  • low leakage i.e., low off-state current
  • the structural and doping parameters tending to provide a desired increase in drive current adversely impact leakage current.
  • Metal gate electrodes have evolved for improving the drive current by reducing polysilicon depletion. However, simply replacing polysilicon gate electrodes with metal gate electrodes may engender issues in forming the metal gate electrode prior to high temperature annealing to activate the source/drain implants, as at a temperature in excess of 900° C. This fabrication technique may degrade the metal gate electrode or cause interaction with the gate dielectric, thereby adversely impacting transistor performance.
  • Replacement gate techniques have been developed to address problems attendant upon substituting metal gate electrodes for polysilicon gate electrodes, for high performance logic for 28 nanometer (nm) technologies and beyond.
  • a polysilicon gate is used during initial processing until high temperature annealing to activate source/drain implants has been implemented. Subsequently, the polysilicon is removed and replaced with a metal gate.
  • recessed channel transistors e.g., u-shaped or saddle shaped 3d-transistors
  • I off off-state channel leakage
  • the reduced leakage current corresponds to the static and dynamic retention characteristics of a DRAM chip, providing longer retention time than a conventional local-damascene FinFET.
  • Embedded DRAMs or eDRAMs, integrate memory and logic on a single chip. Since eDRAMs reduce both total chip count in a system and also power consumption while increasing performance, they are particularly useful for system-on-chip (SoC) designs, which may additionally include other types of transistors, such as high voltage transistors.
  • SoC system-on-chip
  • the recessed channel transistors used for DRAMs and the replacement gate transistors used for high performance logic are formed by different processes.
  • An aspect of the present disclosure is a method of combining replacement metal gate technology with ultra low leakage DRAM transistor technology.
  • Another aspect of the present disclosure is an eDRAM including a recessed channel transistor and replacement metal gate electrodes.
  • some technical effects may be achieved in part by a method including: forming a recessed channel in a substrate; forming a first gate oxide to a first thickness lining the channel and second gate oxide to a second thickness over a portion of an upper surface of the substrate; forming a first polysilicon gate having a first portion in the recessed channel and a second portion overlying the first portion, above the upper surface of the substrate; forming a second polysilicon gate on the second gate oxide; forming first spacers on opposite sides of the second portion of the first polysilicon gate and second spacers on opposite sides of the second polysilicon gate; removing the first and second polysilicon gates, forming first and second cavities respectively; forming a high-k dielectric layer on the first and second gate oxides; and forming first and second metal gates in the first and second cavities, respectively.
  • aspects of the present disclosure include the first thickness differing from the second thickness. Further aspects include forming a third gate oxide to a third thickness over a second portion of the upper surface of the substrate; forming a third polysilicon on the third gate oxide; forming third spacers on opposite sides of the third polysilicon gate; removing the third polysilicon gate, forming a third cavity; forming the high-k dielectric layer on the third gate oxide; and forming a third metal gate in the third cavity, wherein the first thickness is less than the second thickness, but greater than the third thickness.
  • Another aspect includes forming an interlayer dielectric (ILD) over the first, second, and third polysilicon gates, the first, second, and third spacers, and the substrate; and planarizing the ILD, gates, and spacers to be substantially coplanar, prior to removing the first, second, and third polysilicon gates. Additional aspects include forming the first, second, and third polysilicon gates to a height of 40 nanometers (nm) to 80 nm above the upper surface of the substrate. Other aspects include forming the second portion of the first polysilicon gate to a width less than a width of the first portion, for example by overetching the polysilicon by 5 nm to 20 nm.
  • ILD interlayer dielectric
  • first gate oxide to a thickness of 1 nm to 2 nm; forming the second gate oxide to a thickness of 2 nm to 4 nm; and forming the third gate oxide to a thickness of 0.5 nm to 1 nm.
  • Additional aspects include forming the first, second, and third metal gates by: depositing a work function metal in the first, second, and third cavities; and filling the first, second, and third cavities with metal.
  • aspects include, prior to forming the ILD: performing source/drain extension implants on opposite sides of each polysilicon gate; performing source/drain implants to form source/drain regions on opposite sides of each polysilicon gate; annealing; and forming a silicide over the source/drain regions on opposite sides of each polysilicon gate. Further aspects include depositing additional gate oxide for at least one of the first, second, and third gate oxides; and thinning the at least one gate oxide subsequent to removing the first, second, and third polysilicon gates.
  • a device including a substrate; a recessed channel in the substrate; a first gate oxide at a first thickness lining the recessed channel; a second gate oxide at a second thickness over a portion of the substrate; a high-k dielectric layer on the first and second gate oxides; a first replacement metal gate having a first portion filling the recessed channel and a second portion overlying the first portion; a second replacement metal gate over the second gate oxide; and first spacers on opposite sides of the second portion of the first metal gate and second spacers on opposite sides of the second metal gate, wherein the first thickness differs from the second thickness.
  • aspects include a device including a third gate oxide at a third thickness over a second portion of the substrate; a high-k dielectric layer on the third gate oxide; a third replacement metal gate over the third gate oxide; third spacers on opposite sides of the third metal gate, wherein the first thickness is less than the second thickness but greater than the third thickness.
  • Further aspects include a device wherein a width of the second portion of the first metal gate is less than a width of the recessed channel, for example by 5 nm to 20 nm.
  • Another aspect includes a device wherein the second portion of the first metal gate, the second metal gate, and the third metal gate are formed to a height of 40 nm to 80 nm.
  • Additional aspects include a device including source/drain extensions and source/drain regions in the substrate on opposite sides of each polysilicon gate; and a silicide over the source/drain implant regions.
  • Other aspects include a device including an interlayer dielectric (ILD) over the silicide and the substrate, having an upper surface substantially coplanar with an upper surface of the first, second, and third metal gates.
  • ILD interlayer dielectric
  • FIGS. 1A through 1G schematically illustrate a process flow for fabricating an eDRAM, in accordance with an exemplary embodiment.
  • a recessed channel is formed in a substrate, multiple gate oxides are formed on the substrate and in the recessed channel, and a replacement metal gate process is performed on each gate oxide, with the gate formed in the recessed channel extending above the substrate surface.
  • Methodology in accordance with embodiments of the present disclosure includes: forming a recessed channel in a substrate, forming a first gate oxide to a first thickness lining the channel and second gate oxide to a second thickness over a portion of an upper surface of the substrate, forming a first polysilicon gate having a first portion in the recessed channel and a second portion overlying the first portion, above the upper surface of the substrate, forming a second polysilicon gate on the second gate oxide, forming first spacers on opposite sides of the second portion of the first polysilicon gate and second spacers on opposite sides of the second polysilicon gate, removing the first and second polysilicon gates, forming first and second cavities respectively, forming a high-k dielectric layer on the first and second gate oxides, and forming first and second metal gates in the first and second cavities, respectively.
  • FIGS. 1A through 1G schematically illustrate a process flow for fabricating an eDRAM, in accordance with an exemplary embodiment.
  • a recessed channel 101 is formed in a substrate 103 .
  • the recessed channel may be formed by lithography and etching, wherein the lithographic mask may, for example, be a line or hole layout, depending on the DRAM layout, and the channel may, for example, be a trench.
  • the recessed channel may be formed to a width of 50 nm or less.
  • the transistor shape is determined by etch selectivity; silicon (Si) that is selective to silicon dioxide (SiO 2 ) will result in a pure recessed channel transistor, whereas a saddle shaped transistor, which is more like a FinFET, results from a faster SiO 2 etch rate.
  • gate oxides 105 may be grown or deposited over substrate 103 , including in recessed channel 101 , for forming different types of transistors on the same chip.
  • gate oxide 105 a formed in recessed channel 101 , for a DRAM transistor, may be grown or deposited to a thickness of 1 nm to 2 nm. Gate tunneling effects may occur with thicknesses less than 1 nm, thereby degrading data retention in the memory portion.
  • a thick gate oxide 105 b may be deposited or grown to a thickness greater than 2 nm, for example 2 nm to 4 nm, for forming access transistors and I/O circuitry.
  • a thin gate oxide 105 c less than 1 nm, for example 0.5 nm to 1 nm, may be formed by chemical oxidation or nitridation, for high speed logic transistors.
  • Polysilicon may then be deposited in recessed channel 101 and over substrate 103 and then etched to form polysilicon gates 107 , 109 , and 111 , as illustrated in FIG. 1C .
  • the polysilicon may optionally be predoped.
  • Polysilicon gates 107 , 109 , and 111 may be formed to a height of 40 nm to 80 nm above the surface of substrate 103 .
  • the polysilicon overlying recessed channel 101 may be overetched such that the width of the polysilicon above substrate 103 is 5 nm to 20 nm less than the width of the polysilicon in recessed channel 101 .
  • Polysilicon gate 109 is formed on gate oxide 105 b
  • polysilicon gate 111 is formed on gate oxide 111 .
  • spacers 113 may then be formed by conventional techniques on opposite sides of each of polysilicon gates 107 , 109 , and 111 .
  • Substrate 103 may be lightly doped to form source/drain extension (not shown for illustrative convenience) and further doped to form source/drain regions 115 on opposite sides of each of polysilicon gates 107 , 109 , and 111 .
  • the implants may be activated by performing an anneal, for example a rapid thermal anneal (RTA).
  • RTA rapid thermal anneal
  • SiGe silicon germanium
  • exposed gate oxide 105 may be removed, and a silicide 117 may be formed over source/drain regions 115 .
  • An ILD 119 may then be deposited over the entire substrate.
  • ILD 119 , spacers 113 , and polysilicon gates 107 , 109 , and 111 may then be planarized, for example by chemical mechanical polishing (CMP), as illustrated in FIG. 1F .
  • Polysilicon gates 107 , 109 , and 111 are then removed by etching, for example with tetramethylammonium hydroxide (TMAH) or by a dry/wet etching process, forming cavities 121 , 123 , and 125 , respectively.
  • Gate oxide 105 a, 105 b, and/or 105 c may be formed to a greater thickness than the target thickness described with respect to FIG. 1B , to act as an etch stop when the polysilicon is etched. In that case, the gate oxides may be thinned, carefully, subsequent to the polysilicon removal to reach the target thicknesses.
  • a high-k dielectric layer 127 for example hafnium oxide or hafnium silicate, is deposited on gate oxides 105 a, 105 b, and 105 c in cavities 121 , 123 , and 125 , respectively.
  • a work function metal (not shown for illustrative convenience) is then deposited in each cavity, followed by a metal fill, for example aluminum, to form metal electrodes 129 , 131 , and 133 , respectively, thereby completing the replacement metal gate process flow.
  • the work function metal may be a dual metal, e.g. titanium or tantalum containing with different amounts of oxygen or nitrogen, with a lithography step and metal strip in between the two metals.
  • voids are possible in the recessed channel transistor gate, they cause no problems so as long as the first metal is deposited by atomic layer deposition (ALD) with good step coverage.
  • ALD atomic layer deposition
  • further eDRAM processing may proceed, such with the formation of contacts, capacitors, metal lines, etc.
  • the embodiments of the present disclosure can achieve several technical effects, including high performance due to the use of replacement metal gates and ultra low leakage due to the recessed channel DRAM transistor.
  • the present disclosure enjoys industrial applicability in any of various types of highly integrated semiconductor devices including eDRAMS and SoCs, particularly 28 nm devices and beyond.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Composite Materials (AREA)
  • Materials Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

An eDRAM is fabricated including high performance logic transistor technology and ultra low leakage DRAM transistor technology. Embodiments include forming a recessed channel in a substrate, forming a first gate oxide to a first thickness lining the channel and a second gate oxide to a second thickness over a portion of an upper surface of the substrate, forming a first polysilicon gate in the recessed channel and overlying the recessed channel, forming a second polysilicon gate on the second gate oxide, forming spacers on opposite sides of each of the first and second polysilicon gates, removing the first and second polysilicon gates forming first and second cavities, forming a high-k dielectric layer on the first and second gate oxides, and forming first and second metal gates in the first and second cavities, respectively.

Description

    CROSS-REFERENCED APPLICATION
  • This application is a division of U.S. application Ser. No. 13/215,635 filed Aug. 23, 2011, entirety of which is incorporated herein by reference.
  • TECHNICAL FIELD
  • The present disclosure relates to embedded dynamic random-access memories (eDRAMs) including recessed channel DRAMs and replacement metal gates. The present disclosure is particularly applicable to eDRAMs in 28 nanometer (nm) technology nodes and beyond
  • BACKGROUND
  • The integration of hundreds of millions of circuit elements, such as transistors, on a single integrated circuit necessitates further dramatic scaling down or micro-miniaturization of the physical dimensions of circuit elements, including interconnection structures. Micro-miniaturization has engendered a dramatic increase in transistor engineering complexity, such as the inclusion of lightly doped drain structures, multiple implants for source/drain regions, silicidation of gates and source/drains, and multiple sidewall spacers, for example.
  • The drive for high performance requires high speed operation of microelectronic components requiring high drive currents in addition to low leakage, i.e., low off-state current, to reduce power consumption. Typically, the structural and doping parameters tending to provide a desired increase in drive current adversely impact leakage current.
  • Metal gate electrodes have evolved for improving the drive current by reducing polysilicon depletion. However, simply replacing polysilicon gate electrodes with metal gate electrodes may engender issues in forming the metal gate electrode prior to high temperature annealing to activate the source/drain implants, as at a temperature in excess of 900° C. This fabrication technique may degrade the metal gate electrode or cause interaction with the gate dielectric, thereby adversely impacting transistor performance.
  • Replacement gate techniques have been developed to address problems attendant upon substituting metal gate electrodes for polysilicon gate electrodes, for high performance logic for 28 nanometer (nm) technologies and beyond. For example, a polysilicon gate is used during initial processing until high temperature annealing to activate source/drain implants has been implemented. Subsequently, the polysilicon is removed and replaced with a metal gate.
  • In stand-alone dynamic random-access memories (DRAMs), recessed channel transistors, e.g., u-shaped or saddle shaped 3d-transistors, have been employed for their superior retention behavior. The recessed channel creates an enlarged effective channel length, which in turn improves the relationship between off-state channel leakage (Ioff) and gate-induced drain leakage current. The reduced leakage current corresponds to the static and dynamic retention characteristics of a DRAM chip, providing longer retention time than a conventional local-damascene FinFET.
  • Embedded DRAMs, or eDRAMs, integrate memory and logic on a single chip. Since eDRAMs reduce both total chip count in a system and also power consumption while increasing performance, they are particularly useful for system-on-chip (SoC) designs, which may additionally include other types of transistors, such as high voltage transistors. However, the recessed channel transistors used for DRAMs and the replacement gate transistors used for high performance logic are formed by different processes.
  • A need therefore exists for methodology enabling combining high performance logic transistor technology and ultra low leakage DRAM transistor technology for embedded DRAM or system-on-chip (SoC), and the resulting device.
  • SUMMARY
  • An aspect of the present disclosure is a method of combining replacement metal gate technology with ultra low leakage DRAM transistor technology.
  • Another aspect of the present disclosure is an eDRAM including a recessed channel transistor and replacement metal gate electrodes.
  • Additional aspects and other features of the present disclosure will be set forth in the description which follows and in part will be apparent to those having ordinary skill in the art upon examination of the following or may be learned from the practice of the present disclosure. The advantages of the present disclosure may be realized and obtained as particularly pointed out in the appended claims.
  • According to the present disclosure, some technical effects may be achieved in part by a method including: forming a recessed channel in a substrate; forming a first gate oxide to a first thickness lining the channel and second gate oxide to a second thickness over a portion of an upper surface of the substrate; forming a first polysilicon gate having a first portion in the recessed channel and a second portion overlying the first portion, above the upper surface of the substrate; forming a second polysilicon gate on the second gate oxide; forming first spacers on opposite sides of the second portion of the first polysilicon gate and second spacers on opposite sides of the second polysilicon gate; removing the first and second polysilicon gates, forming first and second cavities respectively; forming a high-k dielectric layer on the first and second gate oxides; and forming first and second metal gates in the first and second cavities, respectively.
  • Aspects of the present disclosure include the first thickness differing from the second thickness. Further aspects include forming a third gate oxide to a third thickness over a second portion of the upper surface of the substrate; forming a third polysilicon on the third gate oxide; forming third spacers on opposite sides of the third polysilicon gate; removing the third polysilicon gate, forming a third cavity; forming the high-k dielectric layer on the third gate oxide; and forming a third metal gate in the third cavity, wherein the first thickness is less than the second thickness, but greater than the third thickness. Another aspect includes forming an interlayer dielectric (ILD) over the first, second, and third polysilicon gates, the first, second, and third spacers, and the substrate; and planarizing the ILD, gates, and spacers to be substantially coplanar, prior to removing the first, second, and third polysilicon gates. Additional aspects include forming the first, second, and third polysilicon gates to a height of 40 nanometers (nm) to 80 nm above the upper surface of the substrate. Other aspects include forming the second portion of the first polysilicon gate to a width less than a width of the first portion, for example by overetching the polysilicon by 5 nm to 20 nm. Further aspects include forming the first gate oxide to a thickness of 1 nm to 2 nm; forming the second gate oxide to a thickness of 2 nm to 4 nm; and forming the third gate oxide to a thickness of 0.5 nm to 1 nm. Additional aspects include forming the first, second, and third metal gates by: depositing a work function metal in the first, second, and third cavities; and filling the first, second, and third cavities with metal. Other aspects include, prior to forming the ILD: performing source/drain extension implants on opposite sides of each polysilicon gate; performing source/drain implants to form source/drain regions on opposite sides of each polysilicon gate; annealing; and forming a silicide over the source/drain regions on opposite sides of each polysilicon gate. Further aspects include depositing additional gate oxide for at least one of the first, second, and third gate oxides; and thinning the at least one gate oxide subsequent to removing the first, second, and third polysilicon gates.
  • Another aspect of the present disclosure is a device including a substrate; a recessed channel in the substrate; a first gate oxide at a first thickness lining the recessed channel; a second gate oxide at a second thickness over a portion of the substrate; a high-k dielectric layer on the first and second gate oxides; a first replacement metal gate having a first portion filling the recessed channel and a second portion overlying the first portion; a second replacement metal gate over the second gate oxide; and first spacers on opposite sides of the second portion of the first metal gate and second spacers on opposite sides of the second metal gate, wherein the first thickness differs from the second thickness.
  • Aspects include a device including a third gate oxide at a third thickness over a second portion of the substrate; a high-k dielectric layer on the third gate oxide; a third replacement metal gate over the third gate oxide; third spacers on opposite sides of the third metal gate, wherein the first thickness is less than the second thickness but greater than the third thickness. Further aspects include a device wherein a width of the second portion of the first metal gate is less than a width of the recessed channel, for example by 5 nm to 20 nm. Another aspect includes a device wherein the second portion of the first metal gate, the second metal gate, and the third metal gate are formed to a height of 40 nm to 80 nm. Additional aspects include a device including source/drain extensions and source/drain regions in the substrate on opposite sides of each polysilicon gate; and a silicide over the source/drain implant regions. Other aspects include a device including an interlayer dielectric (ILD) over the silicide and the substrate, having an upper surface substantially coplanar with an upper surface of the first, second, and third metal gates.
  • Additional aspects and technical effects of the present disclosure will become readily apparent to those skilled in the art from the following detailed description wherein embodiments of the present disclosure are described simply by way of illustration of the best mode contemplated to carry out the present disclosure. As will be realized, the present disclosure is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, all without departing from the present disclosure. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present disclosure is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawing and in which like reference numerals refer to similar elements and in which:
  • FIGS. 1A through 1G schematically illustrate a process flow for fabricating an eDRAM, in accordance with an exemplary embodiment.
  • DETAILED DESCRIPTION
  • In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of exemplary embodiments. It should be apparent, however, that exemplary embodiments may be practiced without these specific details or with an equivalent arrangement. In other instances, well-known structures and devices are shown in block diagram form in order to avoid unnecessarily obscuring exemplary embodiments. In addition, unless otherwise indicated, all numbers expressing quantities, ratios, and numerical properties of ingredients, reaction conditions, and so forth used in the specification and claims are to be understood as being modified in all instances by the term “about.”
  • The present disclosure addresses and solves the current problem of combining high performance logic transistor technology and ultra low leakage DRAM transistor technology attendant upon fabricating an eDRAM. In accordance with embodiments of the present disclosure, a recessed channel is formed in a substrate, multiple gate oxides are formed on the substrate and in the recessed channel, and a replacement metal gate process is performed on each gate oxide, with the gate formed in the recessed channel extending above the substrate surface.
  • Methodology in accordance with embodiments of the present disclosure includes: forming a recessed channel in a substrate, forming a first gate oxide to a first thickness lining the channel and second gate oxide to a second thickness over a portion of an upper surface of the substrate, forming a first polysilicon gate having a first portion in the recessed channel and a second portion overlying the first portion, above the upper surface of the substrate, forming a second polysilicon gate on the second gate oxide, forming first spacers on opposite sides of the second portion of the first polysilicon gate and second spacers on opposite sides of the second polysilicon gate, removing the first and second polysilicon gates, forming first and second cavities respectively, forming a high-k dielectric layer on the first and second gate oxides, and forming first and second metal gates in the first and second cavities, respectively.
  • Still other aspects, features, and technical effects will be readily apparent to those skilled in this art from the following detailed description, wherein preferred embodiments are shown and described, simply by way of illustration of the best mode contemplated. The disclosure is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.
  • FIGS. 1A through 1G schematically illustrate a process flow for fabricating an eDRAM, in accordance with an exemplary embodiment. Adverting to FIG. 1A, subsequent to a conventional shallow trench isolation process and well and Vt implants (not shown for illustrative convenience), a recessed channel 101 is formed in a substrate 103. The recessed channel may be formed by lithography and etching, wherein the lithographic mask may, for example, be a line or hole layout, depending on the DRAM layout, and the channel may, for example, be a trench. The recessed channel may be formed to a width of 50 nm or less. The transistor shape is determined by etch selectivity; silicon (Si) that is selective to silicon dioxide (SiO2) will result in a pure recessed channel transistor, whereas a saddle shaped transistor, which is more like a FinFET, results from a faster SiO2 etch rate.
  • As illustrated in FIG. 1B, multiple gate oxides 105 may be grown or deposited over substrate 103, including in recessed channel 101, for forming different types of transistors on the same chip. for example, gate oxide 105 a, formed in recessed channel 101, for a DRAM transistor, may be grown or deposited to a thickness of 1 nm to 2 nm. Gate tunneling effects may occur with thicknesses less than 1 nm, thereby degrading data retention in the memory portion. A thick gate oxide 105 b may be deposited or grown to a thickness greater than 2 nm, for example 2 nm to 4 nm, for forming access transistors and I/O circuitry. A thin gate oxide 105 c, less than 1 nm, for example 0.5 nm to 1 nm, may be formed by chemical oxidation or nitridation, for high speed logic transistors.
  • Polysilicon may then be deposited in recessed channel 101 and over substrate 103 and then etched to form polysilicon gates 107, 109, and 111, as illustrated in FIG. 1C. The polysilicon may optionally be predoped. Polysilicon gates 107, 109, and 111 may be formed to a height of 40 nm to 80 nm above the surface of substrate 103. Further, the polysilicon overlying recessed channel 101 may be overetched such that the width of the polysilicon above substrate 103 is 5 nm to 20 nm less than the width of the polysilicon in recessed channel 101. Polysilicon gate 109 is formed on gate oxide 105 b, and polysilicon gate 111 is formed on gate oxide 111.
  • Adverting to FIG. 1D, spacers 113 may then be formed by conventional techniques on opposite sides of each of polysilicon gates 107, 109, and 111. Substrate 103 may be lightly doped to form source/drain extension (not shown for illustrative convenience) and further doped to form source/drain regions 115 on opposite sides of each of polysilicon gates 107, 109, and 111. The implants may be activated by performing an anneal, for example a rapid thermal anneal (RTA). In addition, silicon germanium (SiGe) may be applied in the formation of the source/drain extensions for improved stress.
  • As illustrated in FIG. 1E, exposed gate oxide 105 may be removed, and a silicide 117 may be formed over source/drain regions 115. An ILD 119 may then be deposited over the entire substrate.
  • ILD 119, spacers 113, and polysilicon gates 107, 109, and 111 may then be planarized, for example by chemical mechanical polishing (CMP), as illustrated in FIG. 1F. Polysilicon gates 107, 109, and 111 are then removed by etching, for example with tetramethylammonium hydroxide (TMAH) or by a dry/wet etching process, forming cavities 121, 123, and 125, respectively. Gate oxide 105 a, 105 b, and/or 105 c may be formed to a greater thickness than the target thickness described with respect to FIG. 1B, to act as an etch stop when the polysilicon is etched. In that case, the gate oxides may be thinned, carefully, subsequent to the polysilicon removal to reach the target thicknesses.
  • Adverting to FIG. 1G, a high-k dielectric layer 127, for example hafnium oxide or hafnium silicate, is deposited on gate oxides 105 a, 105 b, and 105 c in cavities 121, 123, and 125, respectively. A work function metal (not shown for illustrative convenience) is then deposited in each cavity, followed by a metal fill, for example aluminum, to form metal electrodes 129, 131, and 133, respectively, thereby completing the replacement metal gate process flow. The work function metal may be a dual metal, e.g. titanium or tantalum containing with different amounts of oxygen or nitrogen, with a lithography step and metal strip in between the two metals. Although voids are possible in the recessed channel transistor gate, they cause no problems so as long as the first metal is deposited by atomic layer deposition (ALD) with good step coverage. After another CMP, further eDRAM processing may proceed, such with the formation of contacts, capacitors, metal lines, etc.
  • The embodiments of the present disclosure can achieve several technical effects, including high performance due to the use of replacement metal gates and ultra low leakage due to the recessed channel DRAM transistor. The present disclosure enjoys industrial applicability in any of various types of highly integrated semiconductor devices including eDRAMS and SoCs, particularly 28 nm devices and beyond.
  • In the preceding description, the present disclosure is described with reference to specifically exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present disclosure, as set forth in the claims. The specification and drawings are, accordingly, to be regarded as illustrative and not as restrictive. It is understood that the present disclosure is capable of using various other combinations and embodiments and is capable of any changes or modifications within the scope of the inventive concept as expressed herein.

Claims (20)

What is claimed is:
1. A device comprising:
a substrate;
a trench in the substrate;
a first gate oxide at a first thickness lining the trench;
a second gate oxide at a second thickness over a portion of the substrate;
a high-k dielectric layer on the first and second gate oxides;
a first replacement metal gate having a first portion filling the trench and a second portion overlying the first portion;
a second replacement metal gate over the second gate oxide; and
first spacers on opposite sides of the second portion of the first replacement metal gate and second spacers on opposite sides of the second replacement metal gate,
wherein the first thickness differs from the second thickness.
2. The device according to claim 1, wherein a width of the second portion of the first replacement metal gate is less than a width of the trench.
3. The device according to claim 2, wherein the width of the second portion of the first replacement metal gate is 5 nm to 20 nm less than the width of the trench.
4. The device according to claim 1, further comprising:
a third gate oxide at a third thickness over a second portion of the substrate;
a high-k dielectric layer on the third gate oxide;
a third replacement metal gate over the third gate oxide;
third spacers on opposite sides of the third replacement metal gate,
wherein the first thickness is less than the second thickness but greater than the third thickness.
5. The device according to claim 4, wherein:
the first gate oxide has a thickness of 1 nm to 2 nm;
the second gate oxide has a thickness of 2 nm to 4 nm; and
the third gate oxide has a thickness of 0.5 nm to 1 nm.
6. The device according to claim 4, wherein the second portion of the first replacement metal gate, the second replacement metal gate, and the third replacement metal gate are each formed to a height of 40 nm to 80 nm.
7. The device according to claim 4, further comprising:
source/drain extensions and source/drain implant regions in the substrate on opposite sides of each of the first, second, and third replacement metal gates.
8. The device according to claim 7, further comprising:
a silicide over the source/drain implant regions.
9. The device according to claim 8, further comprising an interlayer dielectric (ILD) over the silicide and the substrate, having an upper surface substantially coplanar with an upper surface of the first, second, and third replacement metal gates.
10. A device comprising:
a substrate;
a first transistor and a second transistor formed on the substrate, wherein:
the first transistor comprises:
a u-shaped trench in the substrate,
a first gate oxide at a first thickness lining the u-shaped trench,
a first high-k dielectric layer on the first gate oxide,
a first replacement metal gate having a first portion filling the trench and a second portion overlying the first portion and having a first height, and
first spacers on opposite sides of the second portion of the first replacement metal gate; and
the second transistor comprises:
a second gate oxide at a second thickness, greater than the first thickness, over a portion of the substrate,
a second high-k dielectric layer on the second gate oxide,
a second replacement metal gate over the second high-k dielectric layer and having a second height, and
second spacers on opposite sides of the second replacement metal gate,
wherein the first and second heights are the same.
11. The device according to claim 10, wherein a width of the second portion of the first replacement metal gate is less than a width of the trench.
12. The device according to claim 11, wherein the width of the second portion of the first replacement metal gate is 5 nm to 20 nm less than the width of the trench.
13. The device according to claim 10, further comprising:
a third transistor on the substrate, the third transistor comprising:
a third gate oxide at a third thickness, less than the first thickness, over a second portion of the substrate,
a third high-k dielectric layer on the third gate oxide,
a third replacement metal gate over the third high-k dielectric layer and having a third height, and
third spacers on opposite sides of the third replacement metal gate,
wherein the third height is the same as the first height.
14. The device according to claim 13, wherein:
the first gate oxide has a thickness of 1 nm to 2 nm;
the second gate oxide has a thickness of 2 nm to 4 nm; and
the third gate oxide has a thickness of 0.5 nm to 1 nm.
15. The device according to claim 13, wherein the first, second, and third heights are each 40 nm to 80 nm.
16. The device according to claim 13, further comprising:
source/drain extensions and source/drain implant regions in the substrate on opposite sides of each of the first, second, and third replacement metal gates.
17. The device according to claim 16, further comprising:
a silicide over the source/drain implant regions.
18. The device according to claim 17, further comprising an interlayer dielectric (ILD) over the silicide and the substrate, having an upper surface substantially coplanar with an upper surface of the first, second, and third replacement metal gates.
19. A device comprising:
a substrate;
a dynamic random-access memory (DRAM) transistor, an access transistor and a logic transistor formed on the substrate, wherein:
the DRAM transistor comprises:
a u-shaped trench in the substrate,
a first gate oxide having a thickness of 1 nm to 2 nm lining the u-shaped trench,
a first high-k dielectric layer on the first gate oxide,
a first replacement metal gate having a first portion filling the trench and a second portion overlying the first portion, and
first spacers on opposite sides of the second portion of the first replacement metal gate;
the access transistor comprises:
a second gate oxide at a thickness of 2 nm to 4 nm over a first portion of the substrate,
a second high-k dielectric layer on the second gate oxide,
a second replacement metal gate over the second high-k dielectric layer, and
second spacers on opposite sides of the second replacement metal gate; and
the logic transistor comprises:
a third gate oxide having a thickness of 0.5 nm to 1 nm over a second portion of the substrate,
a third high-k dielectric layer on the third gate oxide,
a third replacement metal gate over the third high-k dielectric layer, and
third spacers on opposite sides of the third replacement metal gate.
20. The device according to claim 19, wherein the second portion of the first replacement metal gate, and the second and third replacement metal gates have first, second, and third heights, respectively, of 40 nm to 80 nm, wherein the first, second, and third heights are the same.
US14/175,849 2011-08-23 2014-02-07 REPLACEMENT GATE COMPATIBLE eDRAM TRANSISTOR WITH RECESSED CHANNEL Abandoned US20150228656A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/175,849 US20150228656A1 (en) 2011-08-23 2014-02-07 REPLACEMENT GATE COMPATIBLE eDRAM TRANSISTOR WITH RECESSED CHANNEL

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/215,635 US8716077B2 (en) 2011-08-23 2011-08-23 Replacement gate compatible eDRAM transistor with recessed channel
US14/175,849 US20150228656A1 (en) 2011-08-23 2014-02-07 REPLACEMENT GATE COMPATIBLE eDRAM TRANSISTOR WITH RECESSED CHANNEL

Publications (1)

Publication Number Publication Date
US20150228656A1 true US20150228656A1 (en) 2015-08-13

Family

ID=47742407

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/215,635 Active 2032-08-08 US8716077B2 (en) 2011-08-23 2011-08-23 Replacement gate compatible eDRAM transistor with recessed channel
US14/175,849 Abandoned US20150228656A1 (en) 2011-08-23 2014-02-07 REPLACEMENT GATE COMPATIBLE eDRAM TRANSISTOR WITH RECESSED CHANNEL

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US13/215,635 Active 2032-08-08 US8716077B2 (en) 2011-08-23 2011-08-23 Replacement gate compatible eDRAM transistor with recessed channel

Country Status (1)

Country Link
US (2) US8716077B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10600876B2 (en) * 2018-05-08 2020-03-24 Globalfoundries Inc. Methods for chamfering work function material layers in gate cavities having varying widths

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8980713B2 (en) * 2013-05-31 2015-03-17 Sony Corporation Method for fabricating a metal high-k gate stack for a buried recessed access device
US9773869B2 (en) 2014-03-12 2017-09-26 Samsung Electronics Co., Ltd. Semiconductor device and method of fabricating the same
CN108615732B (en) * 2016-12-09 2019-06-28 联华电子股份有限公司 Semiconductor element and preparation method thereof
US10784325B2 (en) * 2016-12-23 2020-09-22 Intel Corporation Saddle channel thin film transistor for driving micro LEDs or OLEDs in ultrahigh resolution displays
CN108389863B (en) * 2017-02-03 2021-03-30 联华电子股份有限公司 Semiconductor memory device and method of manufacturing the same
US10872898B2 (en) * 2017-07-19 2020-12-22 Cypress Semiconductor Corporation Embedded non-volatile memory device and fabrication method of the same

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100006932A1 (en) * 2008-07-09 2010-01-14 Nec Electronics Corporation Semiconductor device and method of manufacturing the same
US20110159678A1 (en) * 2009-12-30 2011-06-30 Taiwan Semiconductor Manufacturing Company, Ltd. Method to form a semiconductor device having gate dielectric layers of varying thicknesses

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003347420A (en) * 2002-05-23 2003-12-05 Nec Electronics Corp Semiconductor device and method of manufacturing the same
JP2007134674A (en) * 2005-10-11 2007-05-31 Elpida Memory Inc Semiconductor device and its manufacturing method
JP2009231772A (en) * 2008-03-25 2009-10-08 Nec Electronics Corp Manufacturing method of semiconductor device, and the semiconductor device
US8030197B2 (en) * 2009-05-04 2011-10-04 Intel Corporation Recessed channel array transistor (RCAT) in replacement metal gate (RMG) logic flow
US8330227B2 (en) * 2010-02-17 2012-12-11 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated semiconductor structure for SRAM and fabrication methods thereof
US8367501B2 (en) * 2010-03-24 2013-02-05 Alpha & Omega Semiconductor, Inc. Oxide terminated trench MOSFET with three or four masks
US8552490B2 (en) * 2010-06-18 2013-10-08 United Microelectronics Corp. Nonvolatile memory device with a high-K charge storage layer having a U-shaped,cross-sectional structure
DE102010038737B4 (en) * 2010-07-30 2017-05-11 Globalfoundries Dresden Module One Llc & Co. Kg A method of fabricating transistors having metal gate electrode structures and embedded strain-inducing semiconductor alloys
KR101095739B1 (en) * 2010-12-17 2011-12-21 주식회사 하이닉스반도체 Semiconductor device and method for forming the same
US8440533B2 (en) * 2011-03-04 2013-05-14 Globalfoundries Singapore Pte. Ltd. Self-aligned contact for replacement metal gate and silicide last processes
US8704294B2 (en) * 2011-06-13 2014-04-22 United Microelectronics Corp. Semiconductor device having metal gate and manufacturing method thereof
CN102881573A (en) * 2011-07-11 2013-01-16 中国科学院微电子研究所 Transistor and semiconductor device, and production methods of transistor and semiconductor device
US20130062701A1 (en) * 2011-09-08 2013-03-14 Chiu-Te Lee Semiconductor device and manufacturing method thereof
US8357978B1 (en) * 2011-09-12 2013-01-22 Globalfoundries Inc. Methods of forming semiconductor devices with replacement gate structures
US8557666B2 (en) * 2011-09-13 2013-10-15 GlobalFoundries, Inc. Methods for fabricating integrated circuits
KR20130064290A (en) * 2011-12-08 2013-06-18 에스케이하이닉스 주식회사 Semiconductor device and method for manufacturing the same
US8785278B2 (en) * 2012-02-02 2014-07-22 Alpha And Omega Semiconductor Incorporated Nano MOSFET with trench bottom oxide shielded and third dimensional P-body contact

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100006932A1 (en) * 2008-07-09 2010-01-14 Nec Electronics Corporation Semiconductor device and method of manufacturing the same
US20110159678A1 (en) * 2009-12-30 2011-06-30 Taiwan Semiconductor Manufacturing Company, Ltd. Method to form a semiconductor device having gate dielectric layers of varying thicknesses

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10600876B2 (en) * 2018-05-08 2020-03-24 Globalfoundries Inc. Methods for chamfering work function material layers in gate cavities having varying widths

Also Published As

Publication number Publication date
US20130049103A1 (en) 2013-02-28
US8716077B2 (en) 2014-05-06

Similar Documents

Publication Publication Date Title
US20150228656A1 (en) REPLACEMENT GATE COMPATIBLE eDRAM TRANSISTOR WITH RECESSED CHANNEL
US8048790B2 (en) Method for self-aligning a stop layer to a replacement gate for self-aligned contact integration
CN106463536B (en) Non-planar semiconductor device having omega-fins with doped sub-fin regions and method of fabricating the same
US8039381B2 (en) Photoresist etch back method for gate last process
TWI399798B (en) Fabrication method for semiconductor device having metal gate stack
JP4719161B2 (en) Method for manufacturing transistor
US8735235B2 (en) Integrated circuit metal gate structure and method of fabrication
US8518758B2 (en) ETSOI with reduced extension resistance
US9076816B2 (en) Method and device for self-aligned contact on a non-recessed metal gate
US20130082332A1 (en) Method for forming n-type and p-type metal-oxide-semiconductor gates separately
US9040404B2 (en) Replacement metal gate structure for CMOS device
JP2012033939A (en) Dram access transistor and method for forming the same
US11646360B2 (en) OTP-MTP on FDSOI architecture and method for producing the same
US8283217B2 (en) Prevention of oxygen absorption into high-K gate dielectric of silicon-on-insulator based finFET devices
TW201725612A (en) Semiconductor device and method of forming the same
US10014225B1 (en) Methods for fabricating metal gate structures
US8673759B2 (en) Dry etch polysilicon removal for replacement gates
CN102479812B (en) Semiconductor device and manufacturing method thereof
CN112563130B (en) Preparation method of metal gate device
JP2002076353A (en) Semiconductor device and its manufacturing method
CN113327857A (en) Semiconductor structure and forming method thereof
CN111384173A (en) Fin field effect transistor, fin field effect transistor and silicon substrate
CN104183472A (en) Method of manufacturing semiconductor device
CN104952713A (en) Manufacturing method for semiconductor device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001

Effective date: 20201117