US20150227666A1 - Method of decomposing design layout for double patterning process - Google Patents
Method of decomposing design layout for double patterning process Download PDFInfo
- Publication number
- US20150227666A1 US20150227666A1 US14/463,851 US201414463851A US2015227666A1 US 20150227666 A1 US20150227666 A1 US 20150227666A1 US 201414463851 A US201414463851 A US 201414463851A US 2015227666 A1 US2015227666 A1 US 2015227666A1
- Authority
- US
- United States
- Prior art keywords
- design layout
- design
- stitching
- decomposing
- polygon type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000013461 design Methods 0.000 title claims abstract description 276
- 238000000034 method Methods 0.000 title claims abstract description 141
- 230000008569 process Effects 0.000 title claims abstract description 89
- 238000000059 patterning Methods 0.000 title claims abstract description 62
- 230000001154 acute effect Effects 0.000 claims abstract description 62
- 239000003086 colorant Substances 0.000 claims abstract description 17
- 238000004040 coloring Methods 0.000 claims abstract description 17
- 238000012937 correction Methods 0.000 claims description 8
- 230000003287 optical effect Effects 0.000 claims description 8
- 239000004065 semiconductor Substances 0.000 description 8
- 238000004519 manufacturing process Methods 0.000 description 7
- 238000000206 photolithography Methods 0.000 description 6
- 238000000354 decomposition reaction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000010365 information processing Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Images
Classifications
-
- G06F17/5072—
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/36—Masks having proximity correction features; Preparation thereof, e.g. optical proximity correction [OPC] design processes
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/38—Masks having auxiliary features, e.g. special coatings or marks for alignment or testing; Preparation thereof
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/68—Preparation processes not covered by groups G03F1/20 - G03F1/50
- G03F1/70—Adapting basic layout or design of masks to lithographic process requirements, e.g., second iteration correction of mask patterns for imaging
-
- G06F17/5081—
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/392—Floor-planning or layout, e.g. partitioning or placement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
- G06F2119/02—Reliability analysis or reliability optimisation; Failure analysis, e.g. worst case scenario performance, failure mode and effects analysis [FMEA]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
Definitions
- Embodiments of the inventive concept provide a method of designing a layout of a mask used for a process of manufacturing a semiconductor device, and particularly, to a method of decomposing a design layout for a double patterning process.
- Double patterning technology can be implemented to form a fineness-pattern using the photolithograph process.
- the DPT changes the photolithography process from a single process to a double process.
- Various techniques are being studied in order to increase the reliability of the semiconductor device formed using the DPT.
- Embodiments of the inventive concept provide a method of decomposing a design layout for a double patterning process.
- Embodiments of the inventive concept further provide a computing system for decomposing a design layout for a double patterning process.
- a method of decomposing a design layout for a double patterning process comprises changing, by a computing system, a design layout of a first polygon type to a design layout of a curved polygon type; coloring the design layout of the curved polygon type; generating stitching shapes for preventing acute corners in stitching areas of the colored design layout of the curved polygon type; separating the design layout including the stitching shapes for preventing the acute corners into separated design layouts of curved polygon type according to colors; and changing the separated design layouts of the curved polygon type to design layouts of a second polygon type.
- generating the stitching shapes includes generating a stitching shape having a corner that includes a line when a stitching area of the stitching areas includes an area at which the corner meets the line.
- generating the stitching shapes includes generating a stitching shape, wherein one corner includes another corner when a stitching area of the stitching areas includes an area at which one corner meets another corner.
- generating the stitching shapes includes generating a stitching shape, wherein one line includes another line when a stitching area of the stitching areas includes an area at which the one line meets the other line.
- the separated design layouts of the curved polygon type include one design layout including the stitching shapes for preventing the acute corners, and another design layout including areas having extended portions that the stitching shapes for preventing the acute corners are cut.
- each of the separated design layouts of the curved polygon type includes the stitching shapes for preventing the acute corners.
- the method of decomposing the design layout for the double patterning process further comprises overlapping the separated design layouts of the curved polygon type, and checking whether the acute corners remain in the stitching areas.
- the method of decomposing the design layout for the double patterning process further comprises changing the separated design layouts of the second polygon type to design layouts of the curved polygon type, overlapping the design layouts of curved polygon type, and checking whether the acute corners remain in the stitching areas.
- the method of decomposing the design layout for the double patterning process further comprises checking whether each of the separated design layouts of the curved polygon type satisfies a design rule.
- the method of decomposing the design layout for the double patterning process further comprises checking whether each of the separated design layouts of the second polygon type satisfies a design rule.
- the method of decomposing the design layout for the double patterning process further comprises proceeding with an optical proximity correction (OPC) if the design rule is satisfied.
- OPC optical proximity correction
- a method of decomposing a design layout for a double patterning process includes: coloring, by a computing system, a design layout of a polygon type; generating stitching shapes for preventing acute corners in stitching areas of the design layout of the polygon type; and separating the design layout including the stitching shapes for preventing the acute corners according to colors.
- the generating of the stitching shapes for preventing the acute corners in the stitching areas of the design layout of polygon type includes generating a shape having a corner that includes a line when the stitching area includes an area at which a corner meets a line, and generating a shape that one corner includes another corner when the stitching area includes an area at which the one corner meets another corner.
- the method of decomposing the design layout for the double patterning process further comprises changing each of the separated design layouts of the polygon type to design layouts of the curved polygon type, checking whether the acute corners remain by overlapping the separated design layouts of the curved polygon type; and checking whether each of the separated design layouts satisfies a design rule.
- the method of decomposing the design layout for the double patterning process further comprises proceeding with an optical proximity correction (OPC) if the acute corners are not remaining and the design rule is satisfied.
- OPC optical proximity correction
- a method of decomposing the design layout for the double patterning process comprises preparing a design layout of polygonal patterns; changing the design layout of the polygonal patterns to a design layout of curved patterns; and decomposing the changed layout of the curved patterns, including generating stitching shapes for preventing acute corners in stitching areas of the design layout of the curved patterns.
- the method of decomposing the design layout for the double patterning process further comprises coloring and dividing the design layout of curved patterns into a first design layout and a second design layout with different colors; confirming stitching areas in the colored design layout of curved patterns; generating stitching shapes for preventing acute corners in stitching areas; and separating the colored design layout of the curved polygon type including the stitching shapes according to colors.
- confirming stitching areas includes checking overlapping areas of the colored design layout colored with different color.
- the method of decomposing the design layout for the double patterning process further comprises overlapping the separated design layouts, and checking stitching areas without stitching shapes.
- the method of decomposing the design layout for the double patterning process further comprises checking whether each of the separated design layouts satisfies a design rule; and proceeding with an optical proximity correction (OPC) when each of the separated design layouts satisfies the design rule.
- OPC optical proximity correction
- a computing system for decomposing a design layout for a double patterning process includes: an input unit configured to input commands or various information for an operation of the computing system by a user; a display unit configured to display operating status or result information, etc.
- a processor configured to perform a process of decomposing the design layout for the double patterning process according to a process of generating stitching shapes for preventing acute corners; a memory configured to store an information processing algorithm with respect to various commands for the operation of the computing system; a storing unit configured to store various information data for decomposing the design layout and various information data with respect to a result obtained by the operation of the computing system; and a server configured to store various information data and a process needed for decomposing the design layout in the computing system, and various information data with respect to the result obtained by the operation of the computing system.
- FIG. 1 is a schematic flowchart for describing a method of decomposing a design layout for a double patterning process, according to an embodiment of the inventive concept
- FIG. 2 is a design layout of a polygon type illustrating an example of a part of a design layout for manufacturing a semiconductor device
- FIG. 3 is a design layout illustrating an example that the polygon type shown in FIG. 2 are changed to a curved polygon type, according to an embodiment of the inventive concept;
- FIG. 4 is a conflict graph illustrating an example of a conflict relationship between curved polygons with respect to the design layout of curved polygon type shown in FIG. 3 , according to an embodiment of the inventive concept;
- FIG. 5 is a design layout illustrating an example that the design layout of the curved polygon type shown in FIG. 3 is colored, according to an embodiment of the inventive concept;
- FIG. 6 is a design layout illustrating an example that stitching shapes for preventing acute corners with respect to the design layout of curved polygon type shown in FIG. 5 , are formed according to an embodiment of the inventive concept;
- FIG. 7 or 8 is design layouts illustrating an example that the design layout of the curved polygon type shown in FIG. 6 is separated according to colors, according to an embodiment of the inventive concept;
- FIGS. 9 and 10 are design layouts illustrating an example that the design layouts of curved polygon type shown in FIGS. 7 and 8 , respectively, are changed to design layouts of a polygon type, according to an embodiment of the inventive concept;
- FIG. 11 is a design layout illustrating an example that the design layouts of the curved polygon type shown in FIGS. 7 and 8 are overlapped, according to an embodiment of the inventive concept;
- FIG. 12 is a schematic flowchart for describing a method of decomposing a design layout for a double patterning process, according to an embodiment of the inventive concept
- FIG. 13 is a design layout illustrating an example that the design layout of polygon type shown in FIG. 2 is colored, according to an embodiment of the inventive concept;
- FIG. 14 is a design layout illustrating an example that stitching shapes for preventing acute corners with respect to the design layout shown in FIG. 13 are formed, according to an embodiment of the inventive concept;
- FIG. 15 or 16 is design layouts illustrating an example that the design layout shown in FIG. 14 is separated according to colors, according to an embodiment of the inventive concept.
- FIG. 17 is a schematic block diagram of a computing system for decomposing a design layout for a double patterning process, according to an embodiment of the inventive concept.
- Embodiments of the inventive concept are described herein with reference to cross-section and/or plan illustrations that are schematic illustrations of idealized embodiments of the inventive concept.
- the thicknesses of layers and regions are exaggerated for clarity.
- variations from the patterns of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected.
- embodiments of the inventive concept should not be construed as limited to the particular patterns of regions illustrated herein but are to include deviations in patterns that result, for example, from manufacturing.
- an etched region illustrated as a rectangle will, typically, have rounded or curved features.
- the regions illustrated in the figures are schematic in nature and their patterns are not intended to illustrate the precise pattern of a region of a device and are not intended to limit the scope of the inventive concept.
- FIG. 1 is a schematic flowchart for describing a method of decomposing a design layout for a double patterning process according to an embodiment of the inventive concept.
- a method of decomposing a design layout for a double patterning process includes preparing a design layout of a first polygon type (S 210 ), changing the design layout of the first polygon type to a design layout of a curved polygon type (S 220 ), coloring the design layout of the curved polygon type (S 230 ), generating stitching shapes for preventing acute corners in the design layout of the curved polygon type (S 240 ), separating the design layout of the curved polygon type (S 250 ), changing the design layouts of the curved polygon type to design layouts of a second polygon type (S 260 ), checking whether the acute corners remain (S 270 ), checking whether a design rule is satisfied (S 280 ), and proceeding with performing an optical proximity correction (OPC) (S 290 ).
- the first and second polygon types can be similar or different from each other.
- the design layout is to design a mask pattern used for implementing a circuit designed by a semiconductor circuit design technician or engineer on a wafer.
- the design layout is manually formed by a full customer layout method that the design technician or engineer designs elements such as a transistor, a resistor, a capacitor, etc. used in a design circuit and connects wiring, or is automatically formed by a computing system using schematic driven layout tools or auto place and routing (Auto P&R) tools, etc. of automatically arranging a logic element cell provided in a process on a desired location and connecting wiring based on designed circuit information.
- Auto P&R auto place and routing
- FIG. 2 is a design layout of polygon type illustrating an example of a part of a design layout for manufacturing a semiconductor device.
- a design layout DL formed by a full customer layout method, schematic driven layout tools, or Auto P&R tools has one or more polygonal patterns.
- a double patterning technology (DPT) which forms a fineness-pattern by changing a photolithography process from a single process to a double process.
- the DPT is applied when it is difficult to form a pattern using the design layout DL shown in FIG. 2 due to a limitation of the photolithography process.
- the design layout DL shown in FIG. 2 has to be decomposed into two design layouts according to the number of repeated photolithography processes.
- the decomposition of the design layout DL is performed by the computing system, and is performed by inputting a command to the computing system after the design technician or engineer checks a design rule, or is automatically performed after checking the design rule from an input or stored design layout DL.
- the decomposition of the design layout by the computing system includes confirming the design layout DL, for example, shown and described with reference to FIG. 2 (S 210 ), and changing the design layout of a polygon type to the design layout of curved polygon type, for example, as shown and described with reference to FIG. 3 (S 220 ).
- the changing of the design layout of polygon type to the design layout of curved polygon type (S 220 ) may be performed by simulating an exposure process of the photolithography process.
- the design layout of the curved polygon type shown in FIG. 3 may be formed as a result of simulating patterns transferred on the wafer.
- the computing system may decompose a design layout for the DPT using the design layout of a curved polygon type shown in FIG. 3 . This may be achieved at least in part by performing a coloring process (S 230 ), and dividing the layout into design layouts 11 and 12 with different colors for forming each mask, as shown in FIG. 5 .
- the computing system constructs a conflict relationship of curved polygons A, B, C, D, and E as a conflict graph, illustrated at FIG. 4 .
- the design layout DL can be separated into different mask layouts, for example, due to a distance between the curved polygons being smaller than a predetermined minimum distance in the double patterning process.
- the coloring process can proceed after stitching the curved polygon A into curved polygons A 1 and A 2 in order to change an odd cycle to an even cycle.
- the steps are performed in this order since the coloring process can proceed as two colors when opposing sides in the conflict graph are the even cycle B, C, D, and E, but cannot proceed as two colors when the opposing sides in the conflict graph are the odd cycle A, B, and C.
- the computing system confirms stitching areas ST 1 , ST 2 , and ST 3 in the design layout of a curved polygon type shown in FIG. 5 , and generates stitching shapes SF 1 , SF 2 , and SF 3 for preventing acute corners in the stitching areas ST 1 , ST 2 , and ST 3 as shown in FIG. 6 , which corresponds to step (S 240 ) of FIG. 1 .
- the stitching shape SF 1 may be generated such that one line includes another line when the stitching area ST 1 is an area in which one line meets another line.
- the stitching shape SF 2 may be generated such that a corner includes a line when the stitching area ST 2 is an area at which a corner meets a line.
- the stitching shape SF 3 may be generated such that one corner includes another corner when the stitching area ST 3 is an area at which one corner meets another corner.
- Design layouts DL 1 and DL 2 of curved polygon types, respectively, corresponding to each mask for the double patterning process as shown in FIG. 7 or 8 are formed by separating the design layout of a curved polygon type DL according to colors so as to include the stitching shapes SF 1 , SF 2 , and SF 3 for preventing the acute corners generated as shown in FIG. 6 , which corresponds to step (S 250 ) of FIG. 1 .
- one colored design layout DL 1 of a curved polygon type includes stitching shapes SF 1 , SF 2 , and SF 3 for preventing the acute corners.
- Another colored design layout DL 2 of a curved polygon type includes areas SF 11 , SF 21 , and SF 31 extending portions that the stitching shapes SF 1 , SF 2 , and SF 3 are cut for preventing the acute corners.
- each of the colored design layouts DL 1 and DL 2 of a curved polygon type includes stitching shapes SF 1 , SF 2 , and SF 3 for preventing the acute corners.
- the computing system check whether the acute corners remain (see FIG. 1 at step (S 270 )) overlaps each of the design layouts DL 1 and DL 2 of curved polygon type shown in FIG. 7 or 8 as shown in FIG. 11 .
- the computing system also checks whether the acute corners are remained in the stitching areas ST 1 , ST 2 , and ST 3 , or changes each of the design layouts DL 1 and DL 2 of polygon type shown in FIG. 9 or 10 to the design layouts DL 1 and DL 2 of curved polygon type shown in FIG. 7 or 8 , overlaps the design layouts DL 1 and DL 2 of curved polygon type as shown in FIG.
- the computing system determines a stitching error, and again proceeds from the coloring process with respect to the design layout of the curved polygon type shown in FIG. 3 .
- the computing system checks whether each of the design layouts DL 1 and DL 2 of a curved polygon type shown in FIG. 7 or 8 satisfies a design rule (see FIG. 1 at step (S 280 )), or checks whether each of the design layouts of polygon type DL 1 and DL 2 shown in FIG. 9 or 10 satisfies the design rule (S 280 ). When it is determined that each of the design layouts does not satisfy the design rule, and again proceeds from the coloring process with respect to the design layout of curved polygon type shown in FIG. 3 .
- the computing system proceeds with performing an optical proximity correction (OPC) or the like (see FIG. 1 at step (S 290 )).
- OPC optical proximity correction
- the method of decomposing a design layout for a double patterning process changes a design layout of polygon type to a design layout of curved polygon type, decomposes the changed design layout of curved polygon type, checks the stitching corner areas in which the acute corners may be formed in the design layouts of curved polygon type, generates the stitching shapes for preventing the acute corners, and prevents the generation of the acute corners.
- FIG. 12 is a schematic flowchart for describing a method of decomposing a design layout for a double patterning process according to an embodiment of the inventive concept.
- the method includes preparing a design layout of a polygon type (S 410 ), coloring the design layout of the polygon type (S 420 ), generating stitching shapes for preventing acute corners in the design layout of polygon type (S 430 ), separating the design layout of polygon type (S 440 ), checking whether the acute corners are remained (S 450 ), checking whether a design rule is satisfied (S 460 ), and proceeding with performing an OPC or the like (S 470 ).
- the computing system decomposes of the design layout for the double patterning process by preparing a design layout DL of polygon type shown in FIG. 2 (S 410 ).
- a mask pattern is used for implementing a circuit designed by a semiconductor circuit design technician or engineer on a wafer, and is designed for proceeding with a coloring process with respect to the design layout of the polygon type (S 420 ).
- the design layout of polygon type is divided into design layouts 21 and 22 with different colors for forming each mask as shown in FIG. 13 .
- the computing system confirms the stitching areas ST 1 , ST 2 , and ST 3 in the design layout of polygon type shown in FIG. 13 , and generates the stitching shapes SF 1 , SF 2 , and SF 3 for preventing the acute corners in the stitching areas ST 1 , ST 2 , and ST 3 shown in FIG. 14 (see FIG. 12 at step (S 430 )).
- the stitching shape SF 1 may be generated such that one line includes another line when the stitching area ST 1 is an area in which one line meets the other line.
- the stitching shape SF 2 may be generated such that a corner includes a line when the stitching area ST 2 is an area in which a corner meets a line.
- the stitching shape SF 3 may be generated such that one corner includes another corner when the stitching area ST 3 is an area in which one corner meets the other corner.
- the design layout for manufacturing each mask for the double patterning process is completed by separating the design layout of a polygon type so as to include the stitching shapes for preventing the acute corners formed as shown in FIG. 14 according to colors (see FIG. 12 at step (S 440 )), and forming the design layouts DL 1 and DL 2 corresponding to each mask for the double patterning process as shown in FIG. 15 or 16 .
- one design layout DL 1 of a polygon type includes the stitching shapes SF 1 , SF 2 , and SF 3 for preventing the acute corners.
- Another design layout DL 2 of a polygon type includes areas SF 11 , SF 21 , and SF 31 at portions of the stitching shapes for preventing the acute corners are cut.
- each of the design layouts DL 1 and DL 2 of a polygon type includes the stitching shapes SF 1 , SF 2 , and SF 3 for preventing acute corners.
- the computing system checks whether the acute corners remained (see FIG. 12 at step (S 450 )), changes each of the design layouts DL 1 and DL 2 of polygon type shown in FIG. 15 or 16 to the design layouts of curved polygon type DL 1 and DL 2 shown in FIG. 7 or 8 , overlaps each of the design layouts DL 1 and DL 2 of curved polygon type shown in FIG. 7 or 8 as shown in FIG. 11 , and checks whether the acute corners are remained in the stitching areas ST 1 , ST 2 , and ST 3 .
- the computing system determines remaining acute corners as a stitching error, and again proceeds from the coloring process with respect to the design layout of polygon type as shown in FIG. 13 .
- the computing system checks whether each of the separated design layouts DL 1 and DL 2 of polygon type shown in FIG. 15 or 16 satisfies a design rule (see FIG. 12 at step (S 460 )). If not, the computing system again proceeds from the coloring process with respect to the design layout shown as shown in FIG. 13 .
- the computing system proceeds the OPC (see FIG. 12 at step (S 470 )).
- FIG. 17 is a schematic block diagram of a computing system 500 for decomposing a design layout for a double patterning process according to an embodiment of the inventive concept. Some or all of one or more of the double patterning processes in accordance with embodiments described herein can be executed by the computing system 500
- a computing system 500 includes an input unit 510 , a display unit 520 , a processor 530 , a memory 540 , a storing unit 550 , and a server 560 .
- the input unit 510 may include a keyboard, a mouse, a touchpad, a stylus, or peripheral device known to those of ordinary skill in the art, and is used for inputting a command or various information for an operation of the computing system 500 by a user.
- the display unit 520 displays operating status or result information, etc. for the user.
- the processor 530 performs a process of decomposing the design layout for the double patterning process, for example, an embodiment of the inventive concept of FIG. 1 or 12 according to a signal of the input unit 510 .
- the memory 540 includes a read only memory (ROM), a random access memory (RAM), etc., and according to an embodiment of the inventive concept, stores information with respect to an algorithm of decomposing the design layout in the processor 530 and information processing algorithm with respect to various commands for the operation of the computing system 500 .
- ROM read only memory
- RAM random access memory
- the storing unit 550 stores various information data for decomposing the design layout and various information data with respect to the result obtained by the operation of the computing system 500 , according to an embodiment of the inventive concept.
- the server 560 stores various information data and the algorithm needed for decomposing the design layout in the computing system 500 , and various information data with respect to the result obtained by the computing system 500 performing an operation.
- a method of decomposing the design layout for the double patterning process changes a design layout of polygon type to a design layout of curved polygon type, decomposes the design layout of curved polygon type, checks stitching corner areas at which acute corners may be formed, generates stitching shapes for preventing the acute corners, and thus prevents the generation of the acute corners.
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- Architecture (AREA)
- Preparing Plates And Mask In Photomechanical Process (AREA)
Abstract
Description
- This application claims priority under 35 U.S.C. §119 to Korean Patent Application No. 10-2014-0014295 filed on Feb. 7, 2014 the disclosure of which is hereby incorporated by reference in its entirety.
- 1. Field
- Embodiments of the inventive concept provide a method of designing a layout of a mask used for a process of manufacturing a semiconductor device, and particularly, to a method of decomposing a design layout for a double patterning process.
- 2. Description of Related Art
- According to shrinkage of a semiconductor device, it is difficult to form a pattern due to limitations regarding a photolithography process. Double patterning technology (DPT) can be implemented to form a fineness-pattern using the photolithograph process. The DPT changes the photolithography process from a single process to a double process. Various techniques are being studied in order to increase the reliability of the semiconductor device formed using the DPT.
- Embodiments of the inventive concept provide a method of decomposing a design layout for a double patterning process.
- Embodiments of the inventive concept further provide a computing system for decomposing a design layout for a double patterning process.
- The technical objectives of the inventive disclosure are not limited to the above disclosure; other objectives may become apparent to those of ordinary skill in the art based on the following descriptions.
- In accordance with an aspect of the inventive concept, a method of decomposing a design layout for a double patterning process comprises changing, by a computing system, a design layout of a first polygon type to a design layout of a curved polygon type; coloring the design layout of the curved polygon type; generating stitching shapes for preventing acute corners in stitching areas of the colored design layout of the curved polygon type; separating the design layout including the stitching shapes for preventing the acute corners into separated design layouts of curved polygon type according to colors; and changing the separated design layouts of the curved polygon type to design layouts of a second polygon type.
- In some embodiments, generating the stitching shapes includes generating a stitching shape having a corner that includes a line when a stitching area of the stitching areas includes an area at which the corner meets the line.
- In some embodiments, generating the stitching shapes includes generating a stitching shape, wherein one corner includes another corner when a stitching area of the stitching areas includes an area at which one corner meets another corner.
- In some embodiments, generating the stitching shapes includes generating a stitching shape, wherein one line includes another line when a stitching area of the stitching areas includes an area at which the one line meets the other line.
- In some embodiments, the separated design layouts of the curved polygon type include one design layout including the stitching shapes for preventing the acute corners, and another design layout including areas having extended portions that the stitching shapes for preventing the acute corners are cut.
- In some embodiments, each of the separated design layouts of the curved polygon type includes the stitching shapes for preventing the acute corners.
- In some embodiments, the method of decomposing the design layout for the double patterning process further comprises overlapping the separated design layouts of the curved polygon type, and checking whether the acute corners remain in the stitching areas.
- In some embodiments, the method of decomposing the design layout for the double patterning process further comprises changing the separated design layouts of the second polygon type to design layouts of the curved polygon type, overlapping the design layouts of curved polygon type, and checking whether the acute corners remain in the stitching areas.
- In some embodiments, the method of decomposing the design layout for the double patterning process further comprises checking whether each of the separated design layouts of the curved polygon type satisfies a design rule.
- In some embodiments, the method of decomposing the design layout for the double patterning process further comprises checking whether each of the separated design layouts of the second polygon type satisfies a design rule.
- In some embodiments, the method of decomposing the design layout for the double patterning process further comprises proceeding with an optical proximity correction (OPC) if the design rule is satisfied.
- In accordance with another aspect of the inventive concept, a method of decomposing a design layout for a double patterning process, includes: coloring, by a computing system, a design layout of a polygon type; generating stitching shapes for preventing acute corners in stitching areas of the design layout of the polygon type; and separating the design layout including the stitching shapes for preventing the acute corners according to colors.
- In some embodiments, the generating of the stitching shapes for preventing the acute corners in the stitching areas of the design layout of polygon type includes generating a shape having a corner that includes a line when the stitching area includes an area at which a corner meets a line, and generating a shape that one corner includes another corner when the stitching area includes an area at which the one corner meets another corner.
- In some embodiments, the method of decomposing the design layout for the double patterning process further comprises changing each of the separated design layouts of the polygon type to design layouts of the curved polygon type, checking whether the acute corners remain by overlapping the separated design layouts of the curved polygon type; and checking whether each of the separated design layouts satisfies a design rule.
- In some embodiments, the method of decomposing the design layout for the double patterning process further comprises proceeding with an optical proximity correction (OPC) if the acute corners are not remaining and the design rule is satisfied.
- In accordance with still another aspect of the inventive concept, a method of decomposing the design layout for the double patterning process, comprises preparing a design layout of polygonal patterns; changing the design layout of the polygonal patterns to a design layout of curved patterns; and decomposing the changed layout of the curved patterns, including generating stitching shapes for preventing acute corners in stitching areas of the design layout of the curved patterns.
- In some embodiments, the method of decomposing the design layout for the double patterning process, further comprises coloring and dividing the design layout of curved patterns into a first design layout and a second design layout with different colors; confirming stitching areas in the colored design layout of curved patterns; generating stitching shapes for preventing acute corners in stitching areas; and separating the colored design layout of the curved polygon type including the stitching shapes according to colors.
- In some embodiments, confirming stitching areas includes checking overlapping areas of the colored design layout colored with different color.
- In some embodiments, the method of decomposing the design layout for the double patterning process further comprises overlapping the separated design layouts, and checking stitching areas without stitching shapes.
- In some embodiments, the method of decomposing the design layout for the double patterning process further comprises checking whether each of the separated design layouts satisfies a design rule; and proceeding with an optical proximity correction (OPC) when each of the separated design layouts satisfies the design rule.
- In accordance with still another aspect of the inventive concept, a computing system for decomposing a design layout for a double patterning process, includes: an input unit configured to input commands or various information for an operation of the computing system by a user; a display unit configured to display operating status or result information, etc. for the user; a processor configured to perform a process of decomposing the design layout for the double patterning process according to a process of generating stitching shapes for preventing acute corners; a memory configured to store an information processing algorithm with respect to various commands for the operation of the computing system; a storing unit configured to store various information data for decomposing the design layout and various information data with respect to a result obtained by the operation of the computing system; and a server configured to store various information data and a process needed for decomposing the design layout in the computing system, and various information data with respect to the result obtained by the operation of the computing system.
- The foregoing and other features and advantages of the inventive concept will be apparent from the more particular description of preferred embodiments of the inventive concept, as illustrated in the accompanying drawings in which like reference characters refer to the same parts throughout the different views. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the inventive concept. In the drawings:
-
FIG. 1 is a schematic flowchart for describing a method of decomposing a design layout for a double patterning process, according to an embodiment of the inventive concept; -
FIG. 2 is a design layout of a polygon type illustrating an example of a part of a design layout for manufacturing a semiconductor device; -
FIG. 3 is a design layout illustrating an example that the polygon type shown inFIG. 2 are changed to a curved polygon type, according to an embodiment of the inventive concept; -
FIG. 4 is a conflict graph illustrating an example of a conflict relationship between curved polygons with respect to the design layout of curved polygon type shown inFIG. 3 , according to an embodiment of the inventive concept; -
FIG. 5 is a design layout illustrating an example that the design layout of the curved polygon type shown inFIG. 3 is colored, according to an embodiment of the inventive concept; -
FIG. 6 is a design layout illustrating an example that stitching shapes for preventing acute corners with respect to the design layout of curved polygon type shown inFIG. 5 , are formed according to an embodiment of the inventive concept; -
FIG. 7 or 8 is design layouts illustrating an example that the design layout of the curved polygon type shown inFIG. 6 is separated according to colors, according to an embodiment of the inventive concept; -
FIGS. 9 and 10 are design layouts illustrating an example that the design layouts of curved polygon type shown inFIGS. 7 and 8 , respectively, are changed to design layouts of a polygon type, according to an embodiment of the inventive concept; -
FIG. 11 is a design layout illustrating an example that the design layouts of the curved polygon type shown inFIGS. 7 and 8 are overlapped, according to an embodiment of the inventive concept; -
FIG. 12 is a schematic flowchart for describing a method of decomposing a design layout for a double patterning process, according to an embodiment of the inventive concept; -
FIG. 13 is a design layout illustrating an example that the design layout of polygon type shown inFIG. 2 is colored, according to an embodiment of the inventive concept; -
FIG. 14 is a design layout illustrating an example that stitching shapes for preventing acute corners with respect to the design layout shown inFIG. 13 are formed, according to an embodiment of the inventive concept; -
FIG. 15 or 16 is design layouts illustrating an example that the design layout shown inFIG. 14 is separated according to colors, according to an embodiment of the inventive concept; and -
FIG. 17 is a schematic block diagram of a computing system for decomposing a design layout for a double patterning process, according to an embodiment of the inventive concept. - Various embodiments will now be described more fully with reference to the accompanying drawings in which some embodiments are shown. This inventive concept may, however, be embodied in different form's and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure is thorough and complete and fully conveys the scope of the inventive concept to those skilled in the art.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the inventive concept. As used herein, the singular forms “a,” “an,” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used herein, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof
- As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
- Embodiments of the inventive concept are described herein with reference to cross-section and/or plan illustrations that are schematic illustrations of idealized embodiments of the inventive concept. In the drawings, the thicknesses of layers and regions are exaggerated for clarity. As such, variations from the patterns of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the inventive concept should not be construed as limited to the particular patterns of regions illustrated herein but are to include deviations in patterns that result, for example, from manufacturing. For example, an etched region illustrated as a rectangle will, typically, have rounded or curved features. Thus, the regions illustrated in the figures are schematic in nature and their patterns are not intended to illustrate the precise pattern of a region of a device and are not intended to limit the scope of the inventive concept.
- Like numbers refer to like elements throughout. Thus, the same or similar numbers may be described with reference to other drawings even if they are neither mentioned nor described in the corresponding drawing. Also, even elements that are not denoted by reference numbers may be described with reference to other drawings.
-
FIG. 1 is a schematic flowchart for describing a method of decomposing a design layout for a double patterning process according to an embodiment of the inventive concept. - Referring to
FIG. 1 , a method of decomposing a design layout for a double patterning process includes preparing a design layout of a first polygon type (S210), changing the design layout of the first polygon type to a design layout of a curved polygon type (S220), coloring the design layout of the curved polygon type (S230), generating stitching shapes for preventing acute corners in the design layout of the curved polygon type (S240), separating the design layout of the curved polygon type (S250), changing the design layouts of the curved polygon type to design layouts of a second polygon type (S260), checking whether the acute corners remain (S270), checking whether a design rule is satisfied (S280), and proceeding with performing an optical proximity correction (OPC) (S290). The first and second polygon types can be similar or different from each other. - The design layout is to design a mask pattern used for implementing a circuit designed by a semiconductor circuit design technician or engineer on a wafer. Particularly, the design layout is manually formed by a full customer layout method that the design technician or engineer designs elements such as a transistor, a resistor, a capacitor, etc. used in a design circuit and connects wiring, or is automatically formed by a computing system using schematic driven layout tools or auto place and routing (Auto P&R) tools, etc. of automatically arranging a logic element cell provided in a process on a desired location and connecting wiring based on designed circuit information.
-
FIG. 2 is a design layout of polygon type illustrating an example of a part of a design layout for manufacturing a semiconductor device. A design layout DL formed by a full customer layout method, schematic driven layout tools, or Auto P&R tools has one or more polygonal patterns. - According to shrinkage of a semiconductor device, a double patterning technology (DPT) is used which forms a fineness-pattern by changing a photolithography process from a single process to a double process. The DPT is applied when it is difficult to form a pattern using the design layout DL shown in
FIG. 2 due to a limitation of the photolithography process. For the DPT, the design layout DL shown inFIG. 2 has to be decomposed into two design layouts according to the number of repeated photolithography processes. The decomposition of the design layout DL is performed by the computing system, and is performed by inputting a command to the computing system after the design technician or engineer checks a design rule, or is automatically performed after checking the design rule from an input or stored design layout DL. - The decomposition of the design layout by the computing system includes confirming the design layout DL, for example, shown and described with reference to
FIG. 2 (S210), and changing the design layout of a polygon type to the design layout of curved polygon type, for example, as shown and described with reference toFIG. 3 (S220). The changing of the design layout of polygon type to the design layout of curved polygon type (S220) may be performed by simulating an exposure process of the photolithography process. As an example, when performing the exposure process in an exposure apparatus using the design layout of polygon type shown inFIG. 2 , the design layout of the curved polygon type shown inFIG. 3 may be formed as a result of simulating patterns transferred on the wafer. - The computing system may decompose a design layout for the DPT using the design layout of a curved polygon type shown in
FIG. 3 . This may be achieved at least in part by performing a coloring process (S230), and dividing the layout intodesign layouts FIG. 5 . - For example, after confirming the design layout DL shown in
FIG. 3 , the computing system constructs a conflict relationship of curved polygons A, B, C, D, and E as a conflict graph, illustrated atFIG. 4 . The design layout DL can be separated into different mask layouts, for example, due to a distance between the curved polygons being smaller than a predetermined minimum distance in the double patterning process. In doing so, the coloring process can proceed after stitching the curved polygon A into curved polygons A1 and A2 in order to change an odd cycle to an even cycle. The steps are performed in this order since the coloring process can proceed as two colors when opposing sides in the conflict graph are the even cycle B, C, D, and E, but cannot proceed as two colors when the opposing sides in the conflict graph are the odd cycle A, B, and C. - The computing system confirms stitching areas ST1, ST2, and ST3 in the design layout of a curved polygon type shown in
FIG. 5 , and generates stitching shapes SF1, SF2, and SF3 for preventing acute corners in the stitching areas ST1, ST2, and ST3 as shown inFIG. 6 , which corresponds to step (S240) ofFIG. 1 . In some embodiments, the stitching shape SF1 may be generated such that one line includes another line when the stitching area ST1 is an area in which one line meets another line. In other embodiments, the stitching shape SF2 may be generated such that a corner includes a line when the stitching area ST2 is an area at which a corner meets a line. The stitching shape SF3 may be generated such that one corner includes another corner when the stitching area ST3 is an area at which one corner meets another corner. - Design layouts DL1 and DL2 of curved polygon types, respectively, corresponding to each mask for the double patterning process as shown in
FIG. 7 or 8 are formed by separating the design layout of a curved polygon type DL according to colors so as to include the stitching shapes SF1, SF2, and SF3 for preventing the acute corners generated as shown inFIG. 6 , which corresponds to step (S250) ofFIG. 1 . - As illustrated in
FIG. 7 , one colored design layout DL1 of a curved polygon type includes stitching shapes SF1, SF2, and SF3 for preventing the acute corners. Another colored design layout DL2 of a curved polygon type includes areas SF11, SF21, and SF31 extending portions that the stitching shapes SF1, SF2, and SF3 are cut for preventing the acute corners. As illustrated inFIG. 8 , each of the colored design layouts DL1 and DL2 of a curved polygon type includes stitching shapes SF1, SF2, and SF3 for preventing the acute corners. - As the separated design layouts DL1 and DL2 as shown
FIG. 7 or 8 are changed to design layouts of a polygon type shown inFIG. 9 or 10, respectively (seeFIG. 1 at step (S260)), the design layout for manufacturing each mask for the double patterning process is completed. - When proceeding a process using the design layouts DL1 and DL2 formed respectively for the double patterning process, the computing system check whether the acute corners remain (see
FIG. 1 at step (S270)) overlaps each of the design layouts DL1 and DL2 of curved polygon type shown inFIG. 7 or 8 as shown inFIG. 11 . The computing system also checks whether the acute corners are remained in the stitching areas ST1, ST2, and ST3, or changes each of the design layouts DL1 and DL2 of polygon type shown inFIG. 9 or 10 to the design layouts DL1 and DL2 of curved polygon type shown inFIG. 7 or 8, overlaps the design layouts DL1 and DL2 of curved polygon type as shown inFIG. 11 , and checks whether the acute corners are remained in the stitching areas ST1, ST2, and ST3. When the acute corners remain, the computing system determines a stitching error, and again proceeds from the coloring process with respect to the design layout of the curved polygon type shown inFIG. 3 . - Further, the computing system checks whether each of the design layouts DL1 and DL2 of a curved polygon type shown in
FIG. 7 or 8 satisfies a design rule (seeFIG. 1 at step (S280)), or checks whether each of the design layouts of polygon type DL1 and DL2 shown inFIG. 9 or 10 satisfies the design rule (S280). When it is determined that each of the design layouts does not satisfy the design rule, and again proceeds from the coloring process with respect to the design layout of curved polygon type shown inFIG. 3 . - When each of the design layouts DL1 and DL2 does not form the acute corners and satisfies the design rule, the computing system proceeds with performing an optical proximity correction (OPC) or the like (see
FIG. 1 at step (S290)). - The method of decomposing a design layout for a double patterning process according to an embodiment of the inventive concept changes a design layout of polygon type to a design layout of curved polygon type, decomposes the changed design layout of curved polygon type, checks the stitching corner areas in which the acute corners may be formed in the design layouts of curved polygon type, generates the stitching shapes for preventing the acute corners, and prevents the generation of the acute corners.
-
FIG. 12 is a schematic flowchart for describing a method of decomposing a design layout for a double patterning process according to an embodiment of the inventive concept. - Referring to
FIG. 12 , a method is described for decomposing a design layout for a double patterning process according to another embodiment of the inventive concept. The method includes preparing a design layout of a polygon type (S410), coloring the design layout of the polygon type (S420), generating stitching shapes for preventing acute corners in the design layout of polygon type (S430), separating the design layout of polygon type (S440), checking whether the acute corners are remained (S450), checking whether a design rule is satisfied (S460), and proceeding with performing an OPC or the like (S470). - The computing system decomposes of the design layout for the double patterning process by preparing a design layout DL of polygon type shown in
FIG. 2 (S410). A mask pattern is used for implementing a circuit designed by a semiconductor circuit design technician or engineer on a wafer, and is designed for proceeding with a coloring process with respect to the design layout of the polygon type (S420). The design layout of polygon type is divided intodesign layouts FIG. 13 . - The computing system confirms the stitching areas ST1, ST2, and ST3 in the design layout of polygon type shown in
FIG. 13 , and generates the stitching shapes SF1, SF2, and SF3 for preventing the acute corners in the stitching areas ST1, ST2, and ST3 shown inFIG. 14 (seeFIG. 12 at step (S430)). As shown inFIGS. 13 and 14 , the stitching shape SF1 may be generated such that one line includes another line when the stitching area ST1 is an area in which one line meets the other line. The stitching shape SF2 may be generated such that a corner includes a line when the stitching area ST2 is an area in which a corner meets a line. The stitching shape SF3 may be generated such that one corner includes another corner when the stitching area ST3 is an area in which one corner meets the other corner. - The design layout for manufacturing each mask for the double patterning process is completed by separating the design layout of a polygon type so as to include the stitching shapes for preventing the acute corners formed as shown in
FIG. 14 according to colors (seeFIG. 12 at step (S440)), and forming the design layouts DL1 and DL2 corresponding to each mask for the double patterning process as shown inFIG. 15 or 16. - As illustrated in
FIG. 15 , one design layout DL1 of a polygon type includes the stitching shapes SF1, SF2, and SF3 for preventing the acute corners. Another design layout DL2 of a polygon type includes areas SF11, SF21, and SF31 at portions of the stitching shapes for preventing the acute corners are cut. As illustrated inFIG. 16 , each of the design layouts DL1 and DL2 of a polygon type includes the stitching shapes SF1, SF2, and SF3 for preventing acute corners. - When proceeding processes using the design layouts DL1 and DL2 are formed respectively for the double patterning process, the computing system checks whether the acute corners remained (see
FIG. 12 at step (S450)), changes each of the design layouts DL1 and DL2 of polygon type shown inFIG. 15 or 16 to the design layouts of curved polygon type DL1 and DL2 shown inFIG. 7 or 8, overlaps each of the design layouts DL1 and DL2 of curved polygon type shown inFIG. 7 or 8 as shown inFIG. 11 , and checks whether the acute corners are remained in the stitching areas ST1, ST2, and ST3. The computing system determines remaining acute corners as a stitching error, and again proceeds from the coloring process with respect to the design layout of polygon type as shown inFIG. 13 . - Further, the computing system checks whether each of the separated design layouts DL1 and DL2 of polygon type shown in
FIG. 15 or 16 satisfies a design rule (seeFIG. 12 at step (S460)). If not, the computing system again proceeds from the coloring process with respect to the design layout shown as shown inFIG. 13 . - When each of the separated design layouts DL1 and DL2 is determined to not form the acute corners and satisfies the design rule, the computing system proceeds the OPC (see
FIG. 12 at step (S470)). -
FIG. 17 is a schematic block diagram of acomputing system 500 for decomposing a design layout for a double patterning process according to an embodiment of the inventive concept. Some or all of one or more of the double patterning processes in accordance with embodiments described herein can be executed by thecomputing system 500 - Referring to
FIG. 17 , acomputing system 500 includes aninput unit 510, adisplay unit 520, aprocessor 530, amemory 540, astoring unit 550, and aserver 560. - The
input unit 510 may include a keyboard, a mouse, a touchpad, a stylus, or peripheral device known to those of ordinary skill in the art, and is used for inputting a command or various information for an operation of thecomputing system 500 by a user. - The
display unit 520 displays operating status or result information, etc. for the user. - The
processor 530 performs a process of decomposing the design layout for the double patterning process, for example, an embodiment of the inventive concept ofFIG. 1 or 12 according to a signal of theinput unit 510. - The
memory 540 includes a read only memory (ROM), a random access memory (RAM), etc., and according to an embodiment of the inventive concept, stores information with respect to an algorithm of decomposing the design layout in theprocessor 530 and information processing algorithm with respect to various commands for the operation of thecomputing system 500. - The storing
unit 550 stores various information data for decomposing the design layout and various information data with respect to the result obtained by the operation of thecomputing system 500, according to an embodiment of the inventive concept. - The
server 560 stores various information data and the algorithm needed for decomposing the design layout in thecomputing system 500, and various information data with respect to the result obtained by thecomputing system 500 performing an operation. - A method of decomposing the design layout for the double patterning process according to embodiments of the inventive concept changes a design layout of polygon type to a design layout of curved polygon type, decomposes the design layout of curved polygon type, checks stitching corner areas at which acute corners may be formed, generates stitching shapes for preventing the acute corners, and thus prevents the generation of the acute corners.
- The foregoing is illustrative of embodiments and is not to be construed as limiting thereof. Although a few embodiments have been described, those skilled in the art will readily appreciate that many modifications are possible without materially departing from the novel teachings and advantages. Accordingly, all such modifications are intended to be included within the scope of this inventive concept as defined in the claims. In the claims, means-plus-function clauses are intended to cover the structures described herein as performing the recited function, and not only structural equivalents but also equivalent structures.
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2014-0014295 | 2014-02-07 | ||
KR1020140014295A KR102253129B1 (en) | 2014-02-07 | 2014-02-07 | Method of decomposing design layout for double patterning process |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150227666A1 true US20150227666A1 (en) | 2015-08-13 |
US9355204B2 US9355204B2 (en) | 2016-05-31 |
Family
ID=53775135
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/463,851 Active 2034-09-10 US9355204B2 (en) | 2014-02-07 | 2014-08-20 | Method of decomposing design layout for double patterning process |
Country Status (2)
Country | Link |
---|---|
US (1) | US9355204B2 (en) |
KR (1) | KR102253129B1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150339422A1 (en) * | 2014-05-23 | 2015-11-26 | International Business Machines Corporation | Stitch-derived via structures and methods of generating the same |
US20160070838A1 (en) * | 2014-09-04 | 2016-03-10 | Dae-Kwon Kang | Method of decomposing layout of semiconductor device and method of manufacturing semiconductor device using the same |
US9710592B2 (en) | 2014-05-23 | 2017-07-18 | International Business Machines Corporation | Multiple-depth trench interconnect technology at advanced semiconductor nodes |
WO2020135946A1 (en) * | 2018-12-28 | 2020-07-02 | Asml Netherlands B.V. | Method for generating patterning device pattern at patch boundary |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102324172B1 (en) | 2017-11-21 | 2021-11-08 | 삼성전자주식회사 | Semiconductor device, layout design method for the same and method for fabricating the same |
KR102525162B1 (en) | 2017-12-18 | 2023-04-24 | 삼성전자주식회사 | OPC(Optical Proximity Correction) method, and methods for manufacturing mask using the OPC method |
US20220128899A1 (en) * | 2020-10-22 | 2022-04-28 | D2S, Inc. | Methods and systems to determine shapes for semiconductor or flat panel display fabrication |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070143733A1 (en) * | 2005-10-03 | 2007-06-21 | Invarium, Inc. | Method of compensating photomask data for the effects of etch and lithography processes |
US20090150849A1 (en) * | 2007-12-07 | 2009-06-11 | Samsung Electronics Co., Ltd. | Methods for Measuring Mean-to-Target (MTT) Based on Pattern Area Measurements and Methods of Correcting Photomasks Using the Same |
US20100023915A1 (en) * | 2005-02-28 | 2010-01-28 | Yuri Granik | Calculation System For Inverse Masks |
US20110004858A1 (en) * | 2009-07-02 | 2011-01-06 | National Taiwan University | Method for concurrent migration and decomposition of integrated circuit layout |
US20110004856A1 (en) * | 2005-02-28 | 2011-01-06 | Yuri Granik | Inverse Mask Design and Correction for Electronic Design |
US20110197168A1 (en) * | 2010-02-09 | 2011-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Decomposing integrated circuit layout |
US20120005635A1 (en) * | 2010-07-02 | 2012-01-05 | Eun-Mi Lee | Method of forming photomask, computer-readable recording medium storing programmed instructions for executing the method, and mask imaging system |
US8473874B1 (en) * | 2011-08-22 | 2013-06-25 | Cadence Design Systems, Inc. | Method and apparatus for automatically fixing double patterning loop violations |
US8689149B1 (en) * | 2013-01-11 | 2014-04-01 | Synopsys, Inc. | Multi-patterning for sharp corner printing |
US20140223390A1 (en) * | 2013-02-06 | 2014-08-07 | Globalfoundries Inc. | Retargeting semiconductor device shapes for multiple patterning processes |
US20140258946A1 (en) * | 2012-04-24 | 2014-09-11 | United Microelectronics Corp. | Mask set for double exposure process and method of using the mask set |
US20140337809A1 (en) * | 2012-05-15 | 2014-11-13 | United Microelectronics Corp. | Method for forming semiconductor layout patterns, semiconductor layout patterns, and semiconductor structure |
US20150021782A1 (en) * | 2011-09-14 | 2015-01-22 | Kabushiki Kaisha Toshiba | Design method of wiring layout, semiconductor device, program for supporting design of wiring layout, and method for manufacturing semiconductor device |
US20150040088A1 (en) * | 2013-08-05 | 2015-02-05 | Taiwan Semiconductor Manufacturing Company Limited | Hybrid design rule for double patterning |
US20150089457A1 (en) * | 2013-09-26 | 2015-03-26 | International Business Machines Corporation | Hierarchical Approach to Triple Patterning Decomposition |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4922112B2 (en) | 2006-09-13 | 2012-04-25 | エーエスエムエル マスクツールズ ビー.ブイ. | Method and apparatus for performing model-based OPC for pattern decomposition features |
KR100886353B1 (en) | 2007-04-02 | 2009-03-03 | 삼성전자주식회사 | Semiconductor memory device and method of layout of the semiconductor memory device |
JP5235719B2 (en) | 2009-02-27 | 2013-07-10 | 株式会社日立ハイテクノロジーズ | Pattern measuring device |
US8402396B2 (en) * | 2009-09-29 | 2013-03-19 | The Regents Of The University Of California | Layout decomposition for double patterning lithography |
NL2008311A (en) * | 2011-04-04 | 2012-10-08 | Asml Netherlands Bv | Integration of lithography apparatus and mask optimization process with multiple patterning process. |
US8497568B2 (en) | 2011-04-05 | 2013-07-30 | Nanya Technology Corporation | Monitoring pattern, and pattern stitch monitoring method and wafer therewith |
-
2014
- 2014-02-07 KR KR1020140014295A patent/KR102253129B1/en active IP Right Grant
- 2014-08-20 US US14/463,851 patent/US9355204B2/en active Active
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100023915A1 (en) * | 2005-02-28 | 2010-01-28 | Yuri Granik | Calculation System For Inverse Masks |
US20110004856A1 (en) * | 2005-02-28 | 2011-01-06 | Yuri Granik | Inverse Mask Design and Correction for Electronic Design |
US20070143733A1 (en) * | 2005-10-03 | 2007-06-21 | Invarium, Inc. | Method of compensating photomask data for the effects of etch and lithography processes |
US20090150849A1 (en) * | 2007-12-07 | 2009-06-11 | Samsung Electronics Co., Ltd. | Methods for Measuring Mean-to-Target (MTT) Based on Pattern Area Measurements and Methods of Correcting Photomasks Using the Same |
US20110004858A1 (en) * | 2009-07-02 | 2011-01-06 | National Taiwan University | Method for concurrent migration and decomposition of integrated circuit layout |
US20110197168A1 (en) * | 2010-02-09 | 2011-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Decomposing integrated circuit layout |
US8943445B2 (en) * | 2010-02-09 | 2015-01-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of merging color sets of layout |
US20140101623A1 (en) * | 2010-02-09 | 2014-04-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of merging color sets of layout |
US20120005635A1 (en) * | 2010-07-02 | 2012-01-05 | Eun-Mi Lee | Method of forming photomask, computer-readable recording medium storing programmed instructions for executing the method, and mask imaging system |
US8473874B1 (en) * | 2011-08-22 | 2013-06-25 | Cadence Design Systems, Inc. | Method and apparatus for automatically fixing double patterning loop violations |
US20150021782A1 (en) * | 2011-09-14 | 2015-01-22 | Kabushiki Kaisha Toshiba | Design method of wiring layout, semiconductor device, program for supporting design of wiring layout, and method for manufacturing semiconductor device |
US20140258946A1 (en) * | 2012-04-24 | 2014-09-11 | United Microelectronics Corp. | Mask set for double exposure process and method of using the mask set |
US20140337809A1 (en) * | 2012-05-15 | 2014-11-13 | United Microelectronics Corp. | Method for forming semiconductor layout patterns, semiconductor layout patterns, and semiconductor structure |
US8689149B1 (en) * | 2013-01-11 | 2014-04-01 | Synopsys, Inc. | Multi-patterning for sharp corner printing |
US20140223390A1 (en) * | 2013-02-06 | 2014-08-07 | Globalfoundries Inc. | Retargeting semiconductor device shapes for multiple patterning processes |
US20150046887A1 (en) * | 2013-02-06 | 2015-02-12 | Global Foundries Inc. | Retargeting semiconductor device shapes for multiple patterning processes |
US20150040088A1 (en) * | 2013-08-05 | 2015-02-05 | Taiwan Semiconductor Manufacturing Company Limited | Hybrid design rule for double patterning |
US20150089457A1 (en) * | 2013-09-26 | 2015-03-26 | International Business Machines Corporation | Hierarchical Approach to Triple Patterning Decomposition |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150339422A1 (en) * | 2014-05-23 | 2015-11-26 | International Business Machines Corporation | Stitch-derived via structures and methods of generating the same |
US9454631B2 (en) * | 2014-05-23 | 2016-09-27 | International Business Machines Corporation | Stitch-derived via structures and methods of generating the same |
US9710592B2 (en) | 2014-05-23 | 2017-07-18 | International Business Machines Corporation | Multiple-depth trench interconnect technology at advanced semiconductor nodes |
US10169525B2 (en) | 2014-05-23 | 2019-01-01 | International Business Machines Corporation | Multiple-depth trench interconnect technology at advanced semiconductor nodes |
US20160070838A1 (en) * | 2014-09-04 | 2016-03-10 | Dae-Kwon Kang | Method of decomposing layout of semiconductor device and method of manufacturing semiconductor device using the same |
US9928330B2 (en) * | 2014-09-04 | 2018-03-27 | Samsung Electronics Co., Ltd. | Method of decomposing layout of semiconductor device and method of manufacturing semiconductor device using the same |
WO2020135946A1 (en) * | 2018-12-28 | 2020-07-02 | Asml Netherlands B.V. | Method for generating patterning device pattern at patch boundary |
CN113227899A (en) * | 2018-12-28 | 2021-08-06 | Asml荷兰有限公司 | Method for generating patterning device patterns at segment boundaries |
US11797748B2 (en) | 2018-12-28 | 2023-10-24 | Asml Netherlands B.V. | Method for generating patterning device pattern at patch boundary |
Also Published As
Publication number | Publication date |
---|---|
KR102253129B1 (en) | 2021-05-18 |
US9355204B2 (en) | 2016-05-31 |
KR20150093472A (en) | 2015-08-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9355204B2 (en) | Method of decomposing design layout for double patterning process | |
US10503865B2 (en) | Methods and apparatus for automated design of semiconductor photonic devices | |
US8943445B2 (en) | Method of merging color sets of layout | |
US9098670B2 (en) | Double patterning layout design method | |
US20150234974A1 (en) | Multiple patterning design with reduced complexity | |
CN101542488A (en) | Properties in electronic design automation | |
US8809072B2 (en) | Sub-resolution assist feature arranging method and computer program product and manufacturing method of semiconductor device | |
US10699052B2 (en) | Methods, systems, and computer program products for generating semiconductor circuit layouts | |
CN101669121A (en) | Incremental analysis of layout design data | |
KR20160060570A (en) | Method of resolving color conflicts for cell-based designs with multi-pattern lithography | |
US9158878B2 (en) | Method and apparatus for generating circuit layout using design model and specification | |
CN106094421A (en) | For performing the method that domain OPC processes | |
US8645876B2 (en) | Methodology for performing post layer generation check | |
US10002222B2 (en) | System and method for perforating redundant metal in self-aligned multiple patterning | |
CN103048873A (en) | Optical proximity correction method for hole | |
US20150261909A1 (en) | Notch detection and correction in mask design data | |
US10895864B2 (en) | Fabric-independent multi-patterning | |
US20180180989A1 (en) | Modifying design layer of integrated circuit (ic) | |
US8383299B2 (en) | Double patterning mask set and method of forming thereof | |
US8762902B2 (en) | System and method for detecting one or more winding paths for patterns on a reticle for the manufacture of semiconductor integrated circuits | |
JP2009026045A (en) | Layout creating device and manufacturing method for semiconductor integrated circuit | |
US8762917B2 (en) | Automatically modifying a circuit layout to perform electromagnetic simulation | |
KR20150120265A (en) | Method of designing integrated circuit, system of carrying out the method and system of verifying integrated circuit | |
US20130145340A1 (en) | Determination Of Uniform Colorability Of Layout Data For A Double Patterning Manufacturing Process | |
CN109872990B (en) | Semiconductor device and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD, KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SEO, SANG-WOOK;LEE, JEONG-HOON;SHIN, HYE-SOO;REEL/FRAME:033628/0383 Effective date: 20140808 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |