US20150162496A1 - Method for fabricating light-emitting diode device - Google Patents
Method for fabricating light-emitting diode device Download PDFInfo
- Publication number
- US20150162496A1 US20150162496A1 US14/281,750 US201414281750A US2015162496A1 US 20150162496 A1 US20150162496 A1 US 20150162496A1 US 201414281750 A US201414281750 A US 201414281750A US 2015162496 A1 US2015162496 A1 US 2015162496A1
- Authority
- US
- United States
- Prior art keywords
- light
- layer
- type semiconductor
- semiconductor layer
- emitting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 131
- 239000004065 semiconductor Substances 0.000 claims abstract description 82
- 239000000758 substrate Substances 0.000 claims abstract description 29
- 238000003475 lamination Methods 0.000 claims abstract description 27
- 230000004888 barrier function Effects 0.000 claims abstract description 16
- 238000005530 etching Methods 0.000 claims description 11
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 10
- 239000000463 material Substances 0.000 claims description 10
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 10
- 238000001039 wet etching Methods 0.000 claims description 8
- 238000001312 dry etching Methods 0.000 claims description 6
- 229910052594 sapphire Inorganic materials 0.000 description 12
- 239000010980 sapphire Substances 0.000 description 12
- 238000010586 diagram Methods 0.000 description 11
- 239000004020 conductor Substances 0.000 description 10
- 229920002120 photoresistant polymer Polymers 0.000 description 10
- 239000010949 copper Substances 0.000 description 5
- 239000010931 gold Substances 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 238000009616 inductively coupled plasma Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- 230000003746 surface roughness Effects 0.000 description 2
- 238000007736 thin film deposition technique Methods 0.000 description 2
- 229910001316 Ag alloy Inorganic materials 0.000 description 1
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 description 1
- 229910020836 Sn-Ag Inorganic materials 0.000 description 1
- 229910020888 Sn-Cu Inorganic materials 0.000 description 1
- 229910020988 Sn—Ag Inorganic materials 0.000 description 1
- 229910019204 Sn—Cu Inorganic materials 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/20—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
- H01L33/22—Roughened surfaces, e.g. at the interface between epitaxial layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0093—Wafer bonding; Removal of the growth substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
- H01L2933/0008—Processes
- H01L2933/0033—Processes relating to semiconductor body packages
- H01L2933/0058—Processes relating to semiconductor body packages relating to optical field-shaping elements
Definitions
- the present invention relates to a method for fabricating a light-emitting diode (LED) device, and in particular it relates to a surface-roughing process in fabricating an LED device.
- LED light-emitting diode
- LEDs Light-emitting diodes
- the LED that has electrodes arranged on the same side of an LED chip is called a horizontal LED.
- the LED that has electrodes arranged on the opposite sides of an LED chip is called a vertical LED.
- a current path flowing in and out of a semiconductor light-emitting layer of the horizontal LED needs to be turned in a direction horizontal to the LED chip.
- a current path can flow in and out of a semiconductor light-emitting layer of the vertical LED without turning in different directions.
- the LED chip of the LED device usually grows on a substrate wafer by an epitaxial growth method.
- the substrate wafer need to be cut to fabricate the individual LED chips for epitaxial layers to grow on the LED chips.
- the loss due to the substrate wafer sawing process is high when the LED chips have a small area. Therefore, the total light-emitting area of the substrate wafer is reduced.
- a sapphire carrier removal process is required to be adopted in the conventional fabrication processes of the LED device. The sapphire carrier removal process is too complex to control the fabrication cost and yield.
- a method for fabricating a light-emitting diode device includes providing a carrier having a first surface and a second surface on opposite sides of the carrier.
- the first surface has a plurality of insulating micro patterns.
- the carrier and the plurality of insulating micro patterns are formed by different materials.
- a buffer layer, a first-type semiconductor layer, a light-emitting layer and a second-type semiconductor layer are grown on the first surface of the carrier in sequence to form a light-emitting lamination layer.
- a substrate is provided for the second-type semiconductor layer of the light-emitting lamination layer to bond on.
- the carrier is lifted off from the light-emitting lamination layer by a laser lift-off process, and surfaces of the plurality of insulating micro patterns and a surface of the barrier layer between the plurality of insulating micro patterns are exposed.
- the plurality of insulating micro patterns and the barrier layer are removed.
- a plurality of recess structures is formed on the first-type semiconductor layer.
- a surface-roughing process is then performed on the plurality of recess structures.
- FIGS. 1-8 are schematic cross-sectional views of one embodiment of a method for fabricating a light-emitting diode device of the invention.
- FIGS. 9-15 are schematic cross-sectional views of another embodiment of a method for fabricating a light-emitting diode device of the invention.
- FIG. 16 is a schematic diagram of one embodiment of a laser lifting process, showing a focus position of one embodiment of a laser beam of the invention.
- FIG. 17A is a schematic diagram of depth of focus (DOF) of the conventional laser lifting process.
- FIG. 17B is a schematic diagram showing a relationship between depth of focus (DOF) and energy of the conventional laser lifting process.
- FIG. 17C is a schematic diagram of depth of focus (DOF) of one embodiment of a laser lifting process of the invention.
- FIG. 17D is a schematic diagram showing a relationship between depth of focus (DOF) and energy of one embodiment of a laser lifting process of the invention.
- DOE depth of focus
- Embodiments provide a method for fabricating a light-emitting diode (LED) device.
- the LED device includes a horizontal LED device or a vertical LED device.
- the method for fabricating an LED device uses a sapphire carrier having a plurality of silicon oxide micro patterns for a light-emitting lamination layer to be formed thereon.
- a lift-off process which is used to lift off the sapphire carrier for fabricating the LED device only focuses a laser beam on an interface between the sapphire carrier and the silicon oxide micro patterns with a planar profile.
- the planar interface can reduce depth of focus (DOF) of the laser beam, so that the maximum energy density of the laser beam is reduced.
- DOE depth of focus
- a wet etching method can be performed to remove the ⁇ m-scaled silicon oxide micro patterns after performing the lift-off process for the sapphire carrier, so that an n-type semiconductor layer of the light-emitting lamination layer is formed as a plurality of ⁇ m-scaled recess structures.
- a surface-roughing process is performed by a wet or dry etching method to further roughen surfaces of the ⁇ m-scaled recess structures of the n-type semiconductor layer, so that the surfaces of the ⁇ m-scaled recess structures are roughened as surfaces with an nm-scaled roughness.
- the surface-roughing process can destroy the smooth surfaces of the recess structures to increase the light-emitting efficiency of the LED device.
- FIGS. 1-8 are schematic cross-sectional views of one embodiment of a method for fabricating a light-emitting diode (LED) device 500 a of the invention.
- the LED device 500 a serves as a horizontal LED device 500 a .
- a carrier 200 is provided.
- the carrier 200 has a first surface 201 a and a second surface 201 b on opposite sides of the carrier 200 .
- the carrier 200 is formed of sapphire.
- An insulating layer 202 is formed on the first surface 201 a of the carrier 200 .
- the insulating layer 202 may be formed using thin-film deposition methods including an e-gun method, a chemical vapor deposition (CVD) method or a physical vapor deposition (PVD) method.
- the insulating layer 202 may be formed of insulating materials including silicon oxide.
- the carrier 200 and the insulating layer 202 are formed of different materials.
- a photolithography process is performed to form a mask pattern (not shown) on the insulating layer 202 .
- the size of the mask pattern is in the ⁇ m scale.
- the size of the mask pattern is in a range between about ⁇ m and 5 ⁇ m.
- an anisotropic etching process for example, an inductively coupled plasma reactive ion etching (ICP-RIE) process, is performed to remove the insulating layer 202 without being covered by the mask pattern.
- ICP-RIE inductively coupled plasma reactive ion etching
- the mask pattern is over-etched during the anisotropic etching process.
- the remaining mask pattern is removed to form a plurality of insulating micro patterns 204 .
- the insulating micro patterns 204 may be silicon oxide micro patterns. In one embodiment, the size of the insulating micro patterns 204 , which is in the ⁇ m scale, is substantially the same as that of the mask pattern. The size of the insulating micro patterns 204 is in a range between about 1 ⁇ m and 5 ⁇ m. In one embodiment, the carrier 200 and the insulating micro patterns 204 are formed of different materials.
- a buffer layer 208 , a first-type semiconductor layer 210 , a light-emitting layer 212 and a second-type semiconductor layer 214 are grown on the first surface 201 of the carrier 200 in sequence to form a light-emitting lamination layer 216 .
- the first-type semiconductor layer 210 , the light-emitting layer 212 and the second-type semiconductor layer 214 are grown by thin-film deposition methods including a metal-organic chemical vapor deposition (MOCVD) or molecular beam epitaxy (MBE) process.
- MOCVD metal-organic chemical vapor deposition
- MBE molecular beam epitaxy
- a surface 230 of the buffer layer 208 is in contact with the insulating micro patterns 204 as shown in FIG. 4 .
- first-type and second-type in the description hereinafter are used to describe a conduction type of a semiconductor layer.
- the first-type is a conduction type opposite to the second-type.
- the second-type is p-type.
- the first-type is p-type
- the second-type is n-type.
- the first-type semiconductor layer 210 is an n-type semiconductor layer
- the second-type semiconductor layer 214 is a p-type semiconductor layer.
- the first-type semiconductor layer 210 and the second-type semiconductor layer 214 may be formed of semiconductor materials including GaN, GaP, GaAsP, AlGaAs, InGaAlP or InGaN.
- the first-type semiconductor layer 210 is an n-type GaN layer
- the second-type semiconductor layer 214 is a p-type GaN layer.
- the buffer layer 208 is an un-doped semiconductor layer. The buffer layer 208 is used to reduce stresses and defects occurring because of the lattice mismatch during the growth of the light-emitting lamination layer 216 .
- the light-emitting layer 212 may be a semiconductor layer having multiple quantum wells (MQWs).
- MQWs multiple quantum wells
- the light-emitting layer 212 may be formed of semiconductor materials including GaN or InGaN.
- an etching process is performed on an area 217 of the light-emitting lamination layer 216 as shown in FIG. 4 .
- the etching process is performed from a surface 215 away from the light-emitting layer 212 to partially remove the second-type semiconductor layer 214 , the light-emitting layer 212 and first-type semiconductor layer 210 to expose a portion of the first-type semiconductor layer 210 a .
- a light-emitting mesa structure 211 which includes the first-type semiconductor layer 210 a , a light-emitting layer 212 a and a second-type semiconductor layer 214 a , is formed as shown in FIG. 5 .
- a photolithography process is performed to form a photoresist layer (not shown) covering an exposed surface of the first-type semiconductor layer 210 a and an exposed surface (i.e. the surface 215 ) of the second-type semiconductor layer 214 a of the light-emitting mesa structure 211 as shown in FIG. 5 .
- the photoresist layer has at least two openings (not shown), and a portion of the first-type semiconductor layer 210 a and a portion of the second-type semiconductor layer 214 a are exposed to the at least two openings.
- formation positions of the at least two openings correspond to contact positions defined on the first-type semiconductor layer 210 a and the second-type semiconductor layer 214 a of the light-emitting mesa structure 211 .
- a deposition process such as an electroplating method is performed to fill a conductive material (not shown) into the at least two openings of the photoresist layer.
- the conductive material is fully filled the at least two openings.
- the conductive material may be formed of copper (Cu), gold (Au), silver (Ag) or combinations thereof.
- a planarization process such as an etching back process, is performed to remove a portion of the conductive material over the photoresist layer, so that a top surface of the conductive material is substantially aligned to that of the photoresist layer.
- a first electrode 218 and a second electrode 220 are respectively formed on the first-type semiconductor layer 210 a and the second-type semiconductor layer 214 a of the light-emitting mesa structure 211 as shown in FIG. 5 .
- a substrate 226 is provided as shown in FIG. 5 .
- the light-emitting mesa structure 211 is flipped up-side down, so that the surface 215 of the second-type semiconductor layer 214 a faces down.
- a flip-chip bonding process is performed so that the first-type semiconductor layer 210 a and the second-type semiconductor layer 214 a of the light-emitting mesa structure 211 are bonded to a surface of the substrate 226 respectively through the first electrode 218 and the second electrode 220 .
- the substrate 226 may be a semiconductor substrate including a pad layer 226 a and an ohmic contact layer 226 b .
- the substrate 226 bonds to the first electrode 218 and the second electrode 220 of the light-emitting lamination layer 211 through the ohmic contact layer 226 b .
- the substrate 226 may serve as a metal substrate, such as a copper substrate.
- the first electrode 218 and the second electrode 220 of the light-emitting lamination layer 211 bond to a surface 217 of the substrate 226 through the solder bumps 222 and 224 , respectively.
- the solder bumps 222 and 224 may be formed of Sn—Ag alloys, Sn—Cu alloys, Ni—Ag alloys or combinations thereof.
- FIG. 16 is a schematic diagram of one embodiment of a laser lifting process, showing a focus position of a laser beam 229 .
- the laser beam 229 of the laser lifting process 228 is focused on an interface (also positioned at the first surface 201 a of the carrier 200 ) between the carrier 200 and the plurality of insulating micro patterns 204 and scans along the interface. Therefore, the carrier 200 is lifted off from the surfaces 205 of the plurality of insulating micro patterns 204 and the surface 209 of the barrier layer 208 between the plurality of insulating micro patterns 204 .
- the interface is substantially a planar surface.
- the laser lift-off process 228 has a larger process window than the conventional laser lift-off process.
- the plurality of insulating micro patterns 204 and the barrier layer 208 as shown in FIG. 6 are removed until the first-type semiconductor layer 210 a is exposed. Therefore, a plurality of recess structures 230 is formed on the first-type semiconductor layer 210 a as shown in FIG. 7 .
- the plurality of insulating micro patterns 204 is removed by a wet etching process 246 .
- the plurality of insulating micro patterns 204 is formed of silicon oxide materials
- the plurality of insulating micro patterns 204 is removed by a buffer oxide etching (BOE) process.
- the plurality of insulating micro patterns 204 can be totally removed by the BOE process.
- the size of the plurality of recess structures 230 is in ⁇ m scale, and the size is in a range between about 1 ⁇ m and 5 ⁇ m.
- a surface-roughing process 246 is performed to roughen a plurality of surfaces of the plurality of recess structures 230 , so that a plurality of roughened recess structures 230 a is formed as shown in FIG. 8 .
- the surface-roughing process is performed by a dry etching or a wet etching process.
- the surface-roughing process is performed using KOH as an etchant.
- the size of surfaces of the plurality of roughened recess structures 230 a is nm scale, and the size is in a range between about 10 nm and 1000 nm.
- FIGS. 9-15 are schematic cross-sectional views of another embodiment of a method for fabricating an LED device 500 b of the invention. Elements of the embodiments that are the same or similar as those previously described with reference to FIGS. 1-8 are hereinafter not repeated for brevity.
- a carrier 200 as shown in FIGS. 1-4 is provided.
- the carrier 200 has a first surface 201 a and a second surface 201 b on opposite sides of the carrier 200 .
- the carrier 200 and the insulating micro patterns 204 are formed of different materials.
- a buffer layer 208 , a first-type semiconductor layer 210 , a light-emitting layer 212 and a second-type semiconductor layer 214 are grown on the first surface 201 a of the carrier 200 in sequence to form a light-emitting lamination layer 216 as shown in FIG. 4 .
- a substrate 240 is provided.
- the substrate 240 may be a semiconductor substrate 232 including a pad layer 234 and an ohmic contact layer 236 .
- the light-emitting lamination layer 216 is then flipped up-side down, so that the surface 215 of the second-type semiconductor layer 214 a faces down.
- a flip-chip bonding process is performed so that the substrate 240 is bonded to the second-type semiconductor layer 214 of the light-emitting lamination layer 216 .
- the surface 215 of the second-type semiconductor layer 214 which is away from the light-emitting layer 212 , is in contact with the ohmic contact layer 236 of the substrate 240 .
- FIG. 16 is a schematic diagram of one embodiment of a laser lifting process, showing a focus position of a laser beam 229 .
- the laser beam 229 of the laser lifting process 228 is focused on an interface (also positioned at the first surface 201 a of the carrier 200 ) between the carrier 200 and the plurality of insulating micro patterns 204 and scans along the interface.
- the interface is substantially a planar surface.
- the conventional laser lift-off process which is required focused on a rough surface of a patterned sapphire substrate (PSS)
- one embodiment of the laser lift-off process 228 has a larger process window than the conventional laser lift-off process.
- the plurality of insulating micro patterns 204 as shown in FIG. 11 is removed until the barrier layer 208 is exposed. Therefore, a plurality of recess structures 231 is formed on the first-type semiconductor layer 210 as shown in FIG. 12 .
- the plurality of insulating micro patterns 204 is removed by a wet etching process 246 .
- the plurality of insulating micro patterns 204 is removed by a buffer oxide etching (BOE) process. The plurality of insulating micro patterns 204 can be totally removed by the BOE process.
- BOE buffer oxide etching
- the size of the plurality of recess structures 231 is substantially the same as that of the plurality of insulating micro patterns 204 .
- the size of the plurality of recess structures 231 is in ⁇ m scale, and the size is in a range between about 1 ⁇ m and 5 ⁇ m.
- a dry etching process 242 such as inductively coupled plasma reactive ion etching (ICP-RIE), is performed by using the barrier layer 208 as shown in FIG. 12 as an etching mask until the barrier layer 208 is entirely removed. Also, a portion of the first-type semiconductor layer 210 as shown in FIG. 12 is removed. After performing the dry etching process 242 , a shape of the plurality of recess structures 231 is transferred to the first-type semiconductor layer 210 as shown in FIG. 12 , so that a first-type semiconductor layer 210 b having a plurality of recess structures 244 is formed.
- ICP-RIE inductively coupled plasma reactive ion etching
- the size of the plurality of recess structures 244 of the first-type semiconductor layer 210 b is substantially the same as that of the plurality of insulating micro patterns 204 .
- the size of the plurality of recess structures 244 is in ⁇ m scale, and the size is in a range between about 1 ⁇ m and 5 ⁇ m.
- a surface-roughing process 246 is performed to roughen a plurality of surfaces of the plurality of recess structures 244 of the first-type semiconductor layer 210 b , so that a plurality of roughened recess structures 244 b is formed as shown in FIG. 14 .
- the light-emitting layer 212 and the second-type semiconductor layer 214 and the first-type semiconductor layer 210 b are collectively composed of a light-emitting lamination layer 216 b having the plurality of roughened recess structures 244 b .
- the surface-roughing process is performed by a dry etching or a wet etching process.
- the surface-roughing process is performed using KOH as an etchant.
- the size of surfaces of the plurality of roughened recess structures 230 a is nm scale, and the size is in a range between about 10 nm and 1000 nm.
- a photolithography process is performed to form a photoresist layer covering the surfaces of the plurality of recess structures 244 b of the first-type semiconductor layer 210 b of the light-emitting lamination layer 216 b as shown in FIG. 15 .
- the photoresist layer has at least one opening (not shown) to expose the first-type semiconductor layer 210 b .
- formation positions of the at least one opening may correspond to a contact position defined on the first-type semiconductor layer 210 b of the light-emitting lamination layer 216 b .
- a deposition process such as an electroplating method is performed to fill a conductive material (not shown) into the at least one opening of the photoresist layer.
- the conductive material is entirely filled the at least one opening.
- the conductive material may be formed of copper (Cu), gold (Au), silver (Ag) or combinations thereof.
- a planarization process such as an etching back process, is performed to remove a portion of the conductive material over the photoresist layer, so that a top surface of the conductive material is substantially aligned to that of the photoresist layer.
- a first-type electrode 250 is formed on the first-type semiconductor layer 210 b having the plurality of recess structures 244 b .
- one embodiment of the LED device 500 b is formed completely.
- FIG. 17A is a schematic diagram of depth of focus (DOF) of the conventional laser lifting process.
- FIG. 17B is a schematic diagram showing a relationship between depth of focus (DOF) and energy of the conventional laser lifting process.
- FIG. 17C is a schematic diagram of depth of focus (DOF) of one embodiment of a laser lifting process of the invention.
- FIG. 17D is a schematic diagram showing a relationship between depth of focus (DOF) and energy of one embodiment of a laser lifting process of the invention.
- a laser beam 129 is required to be focused a roughened surface 101 a of the conventional patterned sapphire substrate (PSS) 100 .
- energy of the laser beam 129 positioned at any point of the roughened surface 101 a is required to be larger than 850 mJ/cm 2 to ensure entirely lifting the conventional PSS 100 from a conventional barrier layer 108 .
- the surface-roughness (Ra) of the roughened surface 101 a of the conventional PSS 100 i.e. an interface between the conventional PSS and the conventional barrier layer 108 of the conventional light-emitting lamination layer
- the DOF of the laser beam 129 of the conventional laser lifting process e.g. a depth of an area 160
- the energy of the laser beam to lift the PSS is required to be larger than 850 mJ/cm 2 . Therefore, the energy of the laser beam 129 of the conventional laser lifting process is required to be larger than about 1300 mJ/cm 2 as show in FIG. 17B .
- the laser beam having over-high energy density will damage the LED devices and results in a low yield.
- the laser beam 229 of one embodiment of a laser lifting process is focused on a planar interface (i.e. the first surface 201 a of the carrier 200 which is in contact with the barrier layer 208 ) between the carrier 200 and the plurality of insulating micro patterns 204 .
- the DOF of the laser beam 229 of one embodiment of a laser lifting process (e.g. a depth of the area 260 ) is much less than that of the laser beam 129 of the conventional laser lifting process (e.g. a depth of the area 260 as shown in FIGS. 17A and 17B ).
- the DOF of the laser beam 229 of one embodiment of the laser lifting process is only 25 nm (corresponding to the surface-roughness of the interface). Therefore, the maximum energy density of the laser beam 229 of one embodiment of the laser lifting process is required only to be larger than 850 mJ/cm 2 to ensure lifting off the carrier 200 such as a sapphire substrate.
- the maximum energy density of the laser beam 229 of one embodiment of the laser lifting process is much lower than that of the laser beam 129 of the conventional laser lifting process ( FIG. 17B ).
- One embodiment of the laser lifting process can reduce the maximum energy density of the laser beam, so that the LED device can be prevented from damage.
- the process yield of the LED device can be improved.
- Embodiments provide a method for fabricating a light-emitting diode device.
- one embodiment of the laser lifting process is performed by focusing on a planar interface between the sapphire carrier and the silicon oxide micro patterns.
- One embodiment of the laser lifting process can reduce the maximum energy density of the laser beam, so that the LED device can be prevented from damages.
- the process yield of the LED device can be improved.
- the ⁇ m-scaled recess structures can be formed on the n-type semiconductor layer.
- the ⁇ m-scaled recess structures can be roughened to have nm-scaled roughened surfaces.
- the n-type semiconductor layer having the ⁇ m-scaled recess structures with the nm-scaled roughened surfaces can further increase the light-emitting efficiency of the LED device.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Led Devices (AREA)
Abstract
Description
- This application claims priority of Taiwan Patent Application No. 102144771, filed on Dec. 6, 2013, the entirety of which is incorporated by reference herein.
- 1. Field of the Invention
- The present invention relates to a method for fabricating a light-emitting diode (LED) device, and in particular it relates to a surface-roughing process in fabricating an LED device.
- 2. Description of the Related Art
- Light-emitting diodes (LEDs) have two configurations. The LED that has electrodes arranged on the same side of an LED chip is called a horizontal LED. The LED that has electrodes arranged on the opposite sides of an LED chip is called a vertical LED. A current path flowing in and out of a semiconductor light-emitting layer of the horizontal LED needs to be turned in a direction horizontal to the LED chip. A current path can flow in and out of a semiconductor light-emitting layer of the vertical LED without turning in different directions.
- The LED chip of the LED device usually grows on a substrate wafer by an epitaxial growth method. In fabrication processes of the LED device, however, the substrate wafer need to be cut to fabricate the individual LED chips for epitaxial layers to grow on the LED chips. The loss due to the substrate wafer sawing process is high when the LED chips have a small area. Therefore, the total light-emitting area of the substrate wafer is reduced. Further, a sapphire carrier removal process is required to be adopted in the conventional fabrication processes of the LED device. The sapphire carrier removal process is too complex to control the fabrication cost and yield.
- Thus, a novel LED device and a method for fabricating the same are desired.
- A method for fabricating a light-emitting diode device is provided. An exemplary embodiment of the method includes providing a carrier having a first surface and a second surface on opposite sides of the carrier. The first surface has a plurality of insulating micro patterns. The carrier and the plurality of insulating micro patterns are formed by different materials. A buffer layer, a first-type semiconductor layer, a light-emitting layer and a second-type semiconductor layer are grown on the first surface of the carrier in sequence to form a light-emitting lamination layer. A substrate is provided for the second-type semiconductor layer of the light-emitting lamination layer to bond on. The carrier is lifted off from the light-emitting lamination layer by a laser lift-off process, and surfaces of the plurality of insulating micro patterns and a surface of the barrier layer between the plurality of insulating micro patterns are exposed. The plurality of insulating micro patterns and the barrier layer are removed. A plurality of recess structures is formed on the first-type semiconductor layer. A surface-roughing process is then performed on the plurality of recess structures.
- A detailed description is given in the following embodiments with reference to the accompanying drawings.
- The present invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:
-
FIGS. 1-8 are schematic cross-sectional views of one embodiment of a method for fabricating a light-emitting diode device of the invention. -
FIGS. 9-15 are schematic cross-sectional views of another embodiment of a method for fabricating a light-emitting diode device of the invention. -
FIG. 16 is a schematic diagram of one embodiment of a laser lifting process, showing a focus position of one embodiment of a laser beam of the invention. -
FIG. 17A is a schematic diagram of depth of focus (DOF) of the conventional laser lifting process. -
FIG. 17B is a schematic diagram showing a relationship between depth of focus (DOF) and energy of the conventional laser lifting process. -
FIG. 17C is a schematic diagram of depth of focus (DOF) of one embodiment of a laser lifting process of the invention. -
FIG. 17D is a schematic diagram showing a relationship between depth of focus (DOF) and energy of one embodiment of a laser lifting process of the invention. - The following description is of the contemplated mode of carrying out the invention. This description is made for the purpose of illustrating the general principles of the invention and should not be taken in a limiting sense. The scope of the invention is best determined by reference to the appended claims.
- The present invention will be described with respect to embodiments and with reference to certain drawings, but the invention is not limited thereto and is only limited by the claims. The drawings described are only schematic and are non-limiting. In the drawings, the size of some of the elements may be exaggerated and not drawn to scale for illustrative purposes. The dimensions and the relative dimensions do not correspond to actual dimensions to practice the invention.
- Embodiments provide a method for fabricating a light-emitting diode (LED) device. In some embodiments, the LED device includes a horizontal LED device or a vertical LED device. The method for fabricating an LED device uses a sapphire carrier having a plurality of silicon oxide micro patterns for a light-emitting lamination layer to be formed thereon. Compared with the conventional method for fabricating an LED device, one embodiment of a lift-off process which is used to lift off the sapphire carrier for fabricating the LED device only focuses a laser beam on an interface between the sapphire carrier and the silicon oxide micro patterns with a planar profile. The planar interface can reduce depth of focus (DOF) of the laser beam, so that the maximum energy density of the laser beam is reduced. Also, a wet etching method can be performed to remove the μm-scaled silicon oxide micro patterns after performing the lift-off process for the sapphire carrier, so that an n-type semiconductor layer of the light-emitting lamination layer is formed as a plurality of μm-scaled recess structures. Additionally, a surface-roughing process is performed by a wet or dry etching method to further roughen surfaces of the μm-scaled recess structures of the n-type semiconductor layer, so that the surfaces of the μm-scaled recess structures are roughened as surfaces with an nm-scaled roughness. The surface-roughing process can destroy the smooth surfaces of the recess structures to increase the light-emitting efficiency of the LED device.
-
FIGS. 1-8 are schematic cross-sectional views of one embodiment of a method for fabricating a light-emitting diode (LED)device 500 a of the invention. In this embodiment, theLED device 500 a serves as ahorizontal LED device 500 a. Please refer toFIG. 1 . Firstly, acarrier 200 is provided. Thecarrier 200 has afirst surface 201 a and asecond surface 201 b on opposite sides of thecarrier 200. In one embodiment, thecarrier 200 is formed of sapphire. - Next, please refer to
FIG. 2 . An insulatinglayer 202 is formed on thefirst surface 201 a of thecarrier 200. The insulatinglayer 202 may be formed using thin-film deposition methods including an e-gun method, a chemical vapor deposition (CVD) method or a physical vapor deposition (PVD) method. In one embodiment, the insulatinglayer 202 may be formed of insulating materials including silicon oxide. In one embodiment, thecarrier 200 and the insulatinglayer 202 are formed of different materials. - Next, please refer to
FIG. 3 . A photolithography process is performed to form a mask pattern (not shown) on the insulatinglayer 202. In one embodiment, the size of the mask pattern is in the μm scale. The size of the mask pattern is in a range between about μm and 5 μm. Next, an anisotropic etching process, for example, an inductively coupled plasma reactive ion etching (ICP-RIE) process, is performed to remove the insulatinglayer 202 without being covered by the mask pattern. Also, the mask pattern is over-etched during the anisotropic etching process. Next, the remaining mask pattern is removed to form a plurality of insulatingmicro patterns 204. In one embodiment, the insulatingmicro patterns 204 may be silicon oxide micro patterns. In one embodiment, the size of the insulatingmicro patterns 204, which is in the μm scale, is substantially the same as that of the mask pattern. The size of the insulatingmicro patterns 204 is in a range between about 1 μm and 5 μm. In one embodiment, thecarrier 200 and the insulatingmicro patterns 204 are formed of different materials. - Next, please refer to
FIG. 4 , abuffer layer 208, a first-type semiconductor layer 210, a light-emittinglayer 212 and a second-type semiconductor layer 214 are grown on the first surface 201 of thecarrier 200 in sequence to form a light-emittinglamination layer 216. In one embodiment, the first-type semiconductor layer 210, the light-emittinglayer 212 and the second-type semiconductor layer 214 are grown by thin-film deposition methods including a metal-organic chemical vapor deposition (MOCVD) or molecular beam epitaxy (MBE) process. In one embodiment, asurface 230 of thebuffer layer 208 is in contact with the insulatingmicro patterns 204 as shown inFIG. 4 . - It should be noted that the terms “first-type” and “second-type” in the description hereinafter are used to describe a conduction type of a semiconductor layer. The first-type is a conduction type opposite to the second-type. For example, if the first-type is n-type, the second-type is p-type. Alternatively, if the first-type is p-type, the second-type is n-type. In this embodiment, the first-
type semiconductor layer 210 is an n-type semiconductor layer, and the second-type semiconductor layer 214 is a p-type semiconductor layer. Also, in one embodiment, the first-type semiconductor layer 210 and the second-type semiconductor layer 214 may be formed of semiconductor materials including GaN, GaP, GaAsP, AlGaAs, InGaAlP or InGaN. In this embodiment, the first-type semiconductor layer 210 is an n-type GaN layer, and the second-type semiconductor layer 214 is a p-type GaN layer. Additionally, in one embodiment, thebuffer layer 208 is an un-doped semiconductor layer. Thebuffer layer 208 is used to reduce stresses and defects occurring because of the lattice mismatch during the growth of the light-emittinglamination layer 216. In one embodiment, the light-emittinglayer 212 may be a semiconductor layer having multiple quantum wells (MQWs). For example, the light-emittinglayer 212 may be formed of semiconductor materials including GaN or InGaN. - Next, an etching process is performed on an
area 217 of the light-emittinglamination layer 216 as shown inFIG. 4 . The etching process is performed from asurface 215 away from the light-emittinglayer 212 to partially remove the second-type semiconductor layer 214, the light-emittinglayer 212 and first-type semiconductor layer 210 to expose a portion of the first-type semiconductor layer 210 a. After performing the aforementioned processes, a light-emittingmesa structure 211, which includes the first-type semiconductor layer 210 a, a light-emittinglayer 212 a and a second-type semiconductor layer 214 a, is formed as shown inFIG. 5 . - Next, a photolithography process is performed to form a photoresist layer (not shown) covering an exposed surface of the first-
type semiconductor layer 210 a and an exposed surface (i.e. the surface 215) of the second-type semiconductor layer 214 a of the light-emittingmesa structure 211 as shown inFIG. 5 . The photoresist layer has at least two openings (not shown), and a portion of the first-type semiconductor layer 210 a and a portion of the second-type semiconductor layer 214 a are exposed to the at least two openings. In one embodiment, formation positions of the at least two openings correspond to contact positions defined on the first-type semiconductor layer 210 a and the second-type semiconductor layer 214 a of the light-emittingmesa structure 211. Next, a deposition process such as an electroplating method is performed to fill a conductive material (not shown) into the at least two openings of the photoresist layer. The conductive material is fully filled the at least two openings. In one embodiment, the conductive material may be formed of copper (Cu), gold (Au), silver (Ag) or combinations thereof. Next, a planarization process, such as an etching back process, is performed to remove a portion of the conductive material over the photoresist layer, so that a top surface of the conductive material is substantially aligned to that of the photoresist layer. After performing the planarization process, a first electrode 218 and asecond electrode 220 are respectively formed on the first-type semiconductor layer 210 a and the second-type semiconductor layer 214 a of the light-emittingmesa structure 211 as shown inFIG. 5 . - Next, a
substrate 226 is provided as shown inFIG. 5 . Next, the light-emittingmesa structure 211 is flipped up-side down, so that thesurface 215 of the second-type semiconductor layer 214 a faces down. Next, a flip-chip bonding process is performed so that the first-type semiconductor layer 210 a and the second-type semiconductor layer 214 a of the light-emittingmesa structure 211 are bonded to a surface of thesubstrate 226 respectively through the first electrode 218 and thesecond electrode 220. In one embodiment, thesubstrate 226 may be a semiconductor substrate including apad layer 226 a and anohmic contact layer 226 b. Thesubstrate 226 bonds to the first electrode 218 and thesecond electrode 220 of the light-emittinglamination layer 211 through theohmic contact layer 226 b. In other embodiments, thesubstrate 226 may serve as a metal substrate, such as a copper substrate. In one embodiment, the first electrode 218 and thesecond electrode 220 of the light-emittinglamination layer 211 bond to asurface 217 of thesubstrate 226 through the solder bumps 222 and 224, respectively. In one embodiment, the solder bumps 222 and 224 may be formed of Sn—Ag alloys, Sn—Cu alloys, Ni—Ag alloys or combinations thereof. - Next, a laser lift-off
process 228 is performed to lift thecarrier 200 off the light-emittinglamination layer 211, and surfaces 205 of the plurality of insulatingmicro patterns 204 and asurface 209 of thebarrier layer 208 between the plurality of insulatingmicro patterns 204 are exposed as shown inFIG. 6 . Please refer toFIGS. 6 and 16 .FIG. 16 is a schematic diagram of one embodiment of a laser lifting process, showing a focus position of alaser beam 229. While performing thelaser lifting process 228, thelaser beam 229 of thelaser lifting process 228 is focused on an interface (also positioned at thefirst surface 201 a of the carrier 200) between thecarrier 200 and the plurality of insulatingmicro patterns 204 and scans along the interface. Therefore, thecarrier 200 is lifted off from thesurfaces 205 of the plurality of insulatingmicro patterns 204 and thesurface 209 of thebarrier layer 208 between the plurality of insulatingmicro patterns 204. In one embodiment, the interface is substantially a planar surface. Compared with the conventional laser lift-off process, which is required to be focused on a roughened surface of a patterned sapphire substrate (PSS), one embodiment of the laser lift-offprocess 228 has a larger process window than the conventional laser lift-off process. - Next, the plurality of insulating
micro patterns 204 and thebarrier layer 208 as shown inFIG. 6 are removed until the first-type semiconductor layer 210 a is exposed. Therefore, a plurality ofrecess structures 230 is formed on the first-type semiconductor layer 210 a as shown inFIG. 7 . In one embodiment, the plurality of insulatingmicro patterns 204 is removed by awet etching process 246. In this embodiment, because the plurality of insulatingmicro patterns 204 is formed of silicon oxide materials, the plurality of insulatingmicro patterns 204 is removed by a buffer oxide etching (BOE) process. The plurality of insulatingmicro patterns 204 can be totally removed by the BOE process. Additionally, in one embodiment, the size of the plurality ofrecess structures 230 is in μm scale, and the size is in a range between about 1 μm and 5 μm. - Next, a surface-
roughing process 246 is performed to roughen a plurality of surfaces of the plurality ofrecess structures 230, so that a plurality of roughenedrecess structures 230 a is formed as shown inFIG. 8 . In one embodiment, the surface-roughing process is performed by a dry etching or a wet etching process. In this embodiment, the surface-roughing process is performed using KOH as an etchant. In one embodiment, the size of surfaces of the plurality of roughenedrecess structures 230 a is nm scale, and the size is in a range between about 10 nm and 1000 nm. After performing the aforementioned processes, one embodiment of theLED device 500 a is completely formed. -
FIGS. 9-15 are schematic cross-sectional views of another embodiment of a method for fabricating anLED device 500 b of the invention. Elements of the embodiments that are the same or similar as those previously described with reference toFIGS. 1-8 are hereinafter not repeated for brevity. - Firstly, a
carrier 200 as shown inFIGS. 1-4 is provided. Thecarrier 200 has afirst surface 201 a and asecond surface 201 b on opposite sides of thecarrier 200. In one embodiment, thecarrier 200 and the insulatingmicro patterns 204 are formed of different materials. Next, abuffer layer 208, a first-type semiconductor layer 210, a light-emittinglayer 212 and a second-type semiconductor layer 214 are grown on thefirst surface 201 a of thecarrier 200 in sequence to form a light-emittinglamination layer 216 as shown inFIG. 4 . - Next, please refer to
FIG. 9 . Asubstrate 240 is provided. In one embodiment, thesubstrate 240 may be asemiconductor substrate 232 including a pad layer 234 and anohmic contact layer 236. - Next, please refer to
FIG. 10 . The light-emittinglamination layer 216 is then flipped up-side down, so that thesurface 215 of the second-type semiconductor layer 214 a faces down. Next, a flip-chip bonding process is performed so that thesubstrate 240 is bonded to the second-type semiconductor layer 214 of the light-emittinglamination layer 216. After performing the flip-chip bonding process, thesurface 215 of the second-type semiconductor layer 214, which is away from the light-emittinglayer 212, is in contact with theohmic contact layer 236 of thesubstrate 240. - Next, a laser lift-off
process 228 is performed to lift off thecarrier 200 from the light-emittinglamination layer 211, and surfaces 205 of the plurality of insulatingmicro patterns 204 and asurface 209 of thebarrier layer 208 between the plurality of insulatingmicro patterns 204 are exposed as shown inFIG. 11 . Please refer toFIGS. 11 and 16 .FIG. 16 is a schematic diagram of one embodiment of a laser lifting process, showing a focus position of alaser beam 229. While performing thelaser lifting process 228, thelaser beam 229 of thelaser lifting process 228 is focused on an interface (also positioned at thefirst surface 201 a of the carrier 200) between thecarrier 200 and the plurality of insulatingmicro patterns 204 and scans along the interface. In one embodiment, the interface is substantially a planar surface. Compared with the conventional laser lift-off process, which is required focused on a rough surface of a patterned sapphire substrate (PSS), one embodiment of the laser lift-offprocess 228 has a larger process window than the conventional laser lift-off process. - Next, the plurality of insulating
micro patterns 204 as shown inFIG. 11 is removed until thebarrier layer 208 is exposed. Therefore, a plurality ofrecess structures 231 is formed on the first-type semiconductor layer 210 as shown inFIG. 12 . In one embodiment, the plurality of insulatingmicro patterns 204 is removed by awet etching process 246. In this embodiment, because the plurality of insulatingmicro patterns 204 is formed of silicon oxide materials, the plurality of insulatingmicro patterns 204 is removed by a buffer oxide etching (BOE) process. The plurality of insulatingmicro patterns 204 can be totally removed by the BOE process. Additionally, in one embodiment, the size of the plurality ofrecess structures 231 is substantially the same as that of the plurality of insulatingmicro patterns 204. The size of the plurality ofrecess structures 231 is in μm scale, and the size is in a range between about 1 μm and 5 μm. - Next, a
dry etching process 242, such as inductively coupled plasma reactive ion etching (ICP-RIE), is performed by using thebarrier layer 208 as shown inFIG. 12 as an etching mask until thebarrier layer 208 is entirely removed. Also, a portion of the first-type semiconductor layer 210 as shown inFIG. 12 is removed. After performing thedry etching process 242, a shape of the plurality ofrecess structures 231 is transferred to the first-type semiconductor layer 210 as shown inFIG. 12 , so that a first-type semiconductor layer 210 b having a plurality ofrecess structures 244 is formed. Similarly, the size of the plurality ofrecess structures 244 of the first-type semiconductor layer 210 b is substantially the same as that of the plurality of insulatingmicro patterns 204. The size of the plurality ofrecess structures 244 is in μm scale, and the size is in a range between about 1 μm and 5 μm. - Next, a surface-
roughing process 246 is performed to roughen a plurality of surfaces of the plurality ofrecess structures 244 of the first-type semiconductor layer 210 b, so that a plurality of roughenedrecess structures 244 b is formed as shown inFIG. 14 . Also, the light-emittinglayer 212 and the second-type semiconductor layer 214 and the first-type semiconductor layer 210 b are collectively composed of a light-emittinglamination layer 216 b having the plurality of roughenedrecess structures 244 b. In one embodiment, the surface-roughing process is performed by a dry etching or a wet etching process. In this embodiment, the surface-roughing process is performed using KOH as an etchant. In one embodiment, the size of surfaces of the plurality of roughenedrecess structures 230 a is nm scale, and the size is in a range between about 10 nm and 1000 nm. - Next, a photolithography process is performed to form a photoresist layer covering the surfaces of the plurality of
recess structures 244 b of the first-type semiconductor layer 210 b of the light-emittinglamination layer 216 b as shown inFIG. 15 . The photoresist layer has at least one opening (not shown) to expose the first-type semiconductor layer 210 b. In one embodiment, formation positions of the at least one opening may correspond to a contact position defined on the first-type semiconductor layer 210 b of the light-emittinglamination layer 216 b. Next, a deposition process such as an electroplating method is performed to fill a conductive material (not shown) into the at least one opening of the photoresist layer. The conductive material is entirely filled the at least one opening. In one embodiment, the conductive material may be formed of copper (Cu), gold (Au), silver (Ag) or combinations thereof. Next, a planarization process, such as an etching back process, is performed to remove a portion of the conductive material over the photoresist layer, so that a top surface of the conductive material is substantially aligned to that of the photoresist layer. After performing the planarization process, a first-type electrode 250 is formed on the first-type semiconductor layer 210 b having the plurality ofrecess structures 244 b. After performing the aforementioned processes, one embodiment of theLED device 500 b is formed completely. -
FIG. 17A is a schematic diagram of depth of focus (DOF) of the conventional laser lifting process.FIG. 17B is a schematic diagram showing a relationship between depth of focus (DOF) and energy of the conventional laser lifting process.FIG. 17C is a schematic diagram of depth of focus (DOF) of one embodiment of a laser lifting process of the invention.FIG. 17D is a schematic diagram showing a relationship between depth of focus (DOF) and energy of one embodiment of a laser lifting process of the invention. Please refer toFIGS. 17A and 17B , during performing the conventional laser lifting process, alaser beam 129 is required to be focused a roughenedsurface 101 a of the conventional patterned sapphire substrate (PSS) 100. Also, energy of thelaser beam 129 positioned at any point of the roughenedsurface 101 a is required to be larger than 850 mJ/cm2 to ensure entirely lifting theconventional PSS 100 from aconventional barrier layer 108. The surface-roughness (Ra) of the roughenedsurface 101 a of the conventional PSS 100 (i.e. an interface between the conventional PSS and theconventional barrier layer 108 of the conventional light-emitting lamination layer) is about 1000 nm. Therefore, the DOF of thelaser beam 129 of the conventional laser lifting process (e.g. a depth of an area 160) is required to be enlarged to about 1000 nm. Additionally, during performing the laser lifting process, the energy of the laser beam to lift the PSS is required to be larger than 850 mJ/cm2. Therefore, the energy of thelaser beam 129 of the conventional laser lifting process is required to be larger than about 1300 mJ/cm2 as show inFIG. 17B . The laser beam having over-high energy density will damage the LED devices and results in a low yield. Please refer toFIGS. 17C and 17D . Conversely, thelaser beam 229 of one embodiment of a laser lifting process is focused on a planar interface (i.e. thefirst surface 201 a of thecarrier 200 which is in contact with the barrier layer 208) between thecarrier 200 and the plurality of insulatingmicro patterns 204. Therefore, the DOF of thelaser beam 229 of one embodiment of a laser lifting process (e.g. a depth of the area 260) is much less than that of thelaser beam 129 of the conventional laser lifting process (e.g. a depth of thearea 260 as shown inFIGS. 17A and 17B ). The DOF of thelaser beam 229 of one embodiment of the laser lifting process is only 25 nm (corresponding to the surface-roughness of the interface). Therefore, the maximum energy density of thelaser beam 229 of one embodiment of the laser lifting process is required only to be larger than 850 mJ/cm2 to ensure lifting off thecarrier 200 such as a sapphire substrate. The maximum energy density of thelaser beam 229 of one embodiment of the laser lifting process is much lower than that of thelaser beam 129 of the conventional laser lifting process (FIG. 17B ). One embodiment of the laser lifting process can reduce the maximum energy density of the laser beam, so that the LED device can be prevented from damage. The process yield of the LED device can be improved. - Embodiments provide a method for fabricating a light-emitting diode device. Compared with the conventional LED device fabrication processes, one embodiment of the laser lifting process is performed by focusing on a planar interface between the sapphire carrier and the silicon oxide micro patterns. One embodiment of the laser lifting process can reduce the maximum energy density of the laser beam, so that the LED device can be prevented from damages. The process yield of the LED device can be improved. Additionally, after removing the μm-scaled silicon oxide micro patterns, the μm-scaled recess structures can be formed on the n-type semiconductor layer. Also, after performing the surface-roughing process to roughen the n-type semiconductor layer, the μm-scaled recess structures can be roughened to have nm-scaled roughened surfaces. The n-type semiconductor layer having the μm-scaled recess structures with the nm-scaled roughened surfaces can further increase the light-emitting efficiency of the LED device.
- While the invention has been described by way of example and in terms of the preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. On the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.
Claims (10)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW102144771 | 2013-12-06 | ||
TW102144771A | 2013-12-06 | ||
TW102144771A TWI520376B (en) | 2013-12-06 | 2013-12-06 | Method for fabricating light emitting diode device |
Publications (2)
Publication Number | Publication Date |
---|---|
US9048381B1 US9048381B1 (en) | 2015-06-02 |
US20150162496A1 true US20150162496A1 (en) | 2015-06-11 |
Family
ID=53190747
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/281,750 Active US9048381B1 (en) | 2013-12-06 | 2014-05-19 | Method for fabricating light-emitting diode device |
Country Status (2)
Country | Link |
---|---|
US (1) | US9048381B1 (en) |
TW (1) | TWI520376B (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3893280A4 (en) * | 2018-12-06 | 2022-09-14 | LG Electronics Inc. | Display device using semiconductor light-emitting elements, and method for manufacturing same |
CN112968079B (en) * | 2020-07-08 | 2022-05-13 | 重庆康佳光电技术研究院有限公司 | Light-emitting unit, display back plate and manufacturing method thereof, and chip and transferring method thereof |
TWI757141B (en) * | 2021-04-01 | 2022-03-01 | 友達光電股份有限公司 | Display device and method for manufacturing the same |
CN115799420B (en) * | 2023-01-06 | 2023-05-16 | 华灿光电(苏州)有限公司 | Light-emitting diode for improving transfer precision and preparation method thereof |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100624449B1 (en) | 2004-12-08 | 2006-09-18 | 삼성전기주식회사 | Semiconductor emitting device with approved and manufacturing method for the same |
US7977695B2 (en) | 2007-09-21 | 2011-07-12 | Lg Innotek Co., Ltd. | Semiconductor light emitting device and method for manufacturing the same |
TW201216503A (en) | 2010-10-12 | 2012-04-16 | Tekcore Co Ltd | Method for fabricating a vertical light-emitting diode with high brightness |
-
2013
- 2013-12-06 TW TW102144771A patent/TWI520376B/en active
-
2014
- 2014-05-19 US US14/281,750 patent/US9048381B1/en active Active
Also Published As
Publication number | Publication date |
---|---|
US9048381B1 (en) | 2015-06-02 |
TWI520376B (en) | 2016-02-01 |
TW201523919A (en) | 2015-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4925726B2 (en) | Manufacturing method of light emitting diode | |
KR100714589B1 (en) | Method for Manufacturing Vertical Structure Light Emitting Diode | |
TWI429104B (en) | Method for fabricating vertical led structures | |
KR101658838B1 (en) | Light emitting device and method for fabricating the same | |
TWI407590B (en) | Method for manufacturing thin film semiconductor structures | |
JP6410870B2 (en) | Light emitting diode | |
US20210066547A1 (en) | Semiconductor Components And Semiconductor Structures And Methods Of Fabrication | |
KR20100068839A (en) | Fabricating method of light emitting element | |
TW201340403A (en) | Light emitting diode (LED) die having recessed electrode and light extraction structures and method of fabrication | |
TWI437737B (en) | Light emitting diode structure and method for manufacturing the same | |
JP5774712B2 (en) | Semiconductor device and manufacturing method thereof | |
TW201036210A (en) | Quasi-vertical light emitting diode | |
US9048381B1 (en) | Method for fabricating light-emitting diode device | |
JP2012142401A (en) | Semiconductor chip manufacturing method and semiconductor wafer division method | |
WO2009082121A2 (en) | Semiconductor light emitting device and method of fabricating the same | |
TW201547053A (en) | Method of forming a light-emitting device | |
KR101072200B1 (en) | Light emitting device and method for fabricating the same | |
US8395168B2 (en) | Semiconductor wafers and semiconductor devices with polishing stops and method of making the same | |
CN101617415B (en) | Method for manufacturing thin film semiconductor structure | |
US9153736B2 (en) | Light-emitting diode device and method for fabricating the same | |
KR20090116410A (en) | Led having vertical- structured electrodes and manufacturing method thereof | |
JP6027027B2 (en) | Semiconductor device, method for manufacturing the same, and semiconductor device combination | |
TWI786503B (en) | Light-emitting device and manufacturing method thereof | |
US8507938B2 (en) | Light-emitting diode structure and method for manufacturing the same | |
CN112750931B (en) | Micro light-emitting diode, micro light-emitting diode array substrate and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LEXTAR ELECTRONICS CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEN, JUN-RONG;REEL/FRAME:032939/0714 Effective date: 20140515 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |