US20150155868A1 - Intelligent current drive for bus lines - Google Patents
Intelligent current drive for bus lines Download PDFInfo
- Publication number
- US20150155868A1 US20150155868A1 US14/095,694 US201314095694A US2015155868A1 US 20150155868 A1 US20150155868 A1 US 20150155868A1 US 201314095694 A US201314095694 A US 201314095694A US 2015155868 A1 US2015155868 A1 US 2015155868A1
- Authority
- US
- United States
- Prior art keywords
- bus line
- current source
- switch
- bus
- pull
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/017509—Interface arrangements
Definitions
- This disclosure relates generally to methods of driving bus lines.
- Pull-up resistors are often used at logic outputs where the logic device cannot source current such as open-collector transistor-to-transistor logic (TTL) devices. Such outputs are used for driving external devices or a logic bus with multiple devices connected to it.
- TTL transistor-to-transistor logic
- the inter-integrated circuit (I 2 C) serial single-ended bus requires pull-up resistors on its clock (SCL) and data line (SDA) because the pins on the chips are of open-collector design. Pulling the bus line to ground indicates a logical zero while letting the bus line float to the rail voltage indicates a logical one. As a channel access method this allows one node to determine if another is transmitting by asserting an output, letting the external pull-up resistor pull the line to logic 1 level and monitoring the line state. If a second node pulls the line to zero, then the first node can detect that the other is transmitting.
- SCL clock
- SDA data line
- pull-up resistors Some disadvantages of pull-up resistors are the extra power consumed when current is drawn through the resistor and the slow rise time of the pull-up.
- a conventional solution to increase the speed of an open-collector or open-drain bus is to reduce the value of the pull-up resistor. Reducing the value of the pull-up resistor, however, increases power consumption making this conventional solution undesirable for low power applications.
- An intelligent current drive is disclosed that couples an active current source to a bus line to increase the rate of pull-up and decouples the active current source from the bus line prior to reaching the desired pull-up voltage.
- a circuit comprises: a current source configured to couple to a bus line having an open-collector or open-drain current driver and a pull-up resistor; a first switch configurable to couple the current source to the bus line during a first portion of a rise time of bus line voltage and for disconnecting the current source from the bus line during a second portion of the rise time of the bus line voltage; a second switch configurable to pull-down or release the bus line voltage; and a switch signal generator coupled to the first and second switches and configured for configuring the first and second switches during the first and second portions of rise time.
- a method comprises: receiving a signal to release a bus line having an open-collector or open-drain current driver and a pull-up resistor; releasing the bus line; coupling a current source to the bus line during a first portion of a rise time of the bus line voltage; and decoupling the current source from the bus line during a second portion of the rise time of the bus line voltage, where the second portion of rise time occurs after the first portion of rise time.
- Particular implementations of the intelligent current drive provide one or more of the following advantages: 1) the speed of the bus is increased; and 2) relatively large values of pull-up resistors can be used, thus minimizing power consumption.
- FIG. 1 is a conceptual diagram of an example of an intelligent current drive system.
- FIG. 2 is plot of bus voltage versus time to illustrate the operation of the intelligent current drive system of FIG. 1 .
- FIG. 3 is a flow diagram of an example process implemented by the intelligent current drive system of FIG. 1 .
- FIG. 1 is a conceptual diagram of an example of an intelligent current drive system 100 .
- system 100 can include active current source 102 , pull-up resistor 104 , bus capacitance 106 and switch signal generator 108 .
- parts of system 100 can be implemented in an integrated circuit (IC) chip.
- active current source 102 and switch signal generator 108 can be located inside the IC chip, and pull-up resistor 104 and bus capacitance 106 can be located outside the IC chip.
- System 100 can be used as a current drive for any bus that uses open-collector or open-drain pull-up resistors, such as the I 2 C serial bus.
- Switches A and B can be transistors (e.g., MOSFET transistors) that are biased to behave as switches. Switches A and B can be configured by switch signal generator 108 .
- Switch signal generator 108 can be coupled to an input clock and data signal.
- the data signal can be used to release the bus line.
- the clock input can be the I 2 C clock signal (SCL) and the input data signal can be the I 2 C data line (SDA), where pulling the SDA data line to ground indicates a logical zero while letting the SDA data line float to the rail voltage indicates a logical one.
- Current source 102 is enabled for a short amount of time, typically one or two clock cycles, so that it will not interfere with some other device coupled to the bus that attempts to pull the bus line low. By enabling current source 102 for a short period of time (e.g., 40 ns), the rate at which the bus voltage rises
- I s is the value of current source 102 (e.g., 3 mA) and C is bus capacitance 106 (e.g., 100 pF). This relationship is expressed mathematically as
- the rise time would be determined by pull-up resistor 104 multiplied by bus capacitance 106 (RC constant), and since bus capacitance 106 is fixed it would be necessary to make pull-up resistor 104 small to achieve a fast rise time and therefore fast bus speed.
- a small pull-up resistor 104 e.g., 700 ⁇
- pull-up resistor 104 can be larger (e.g., 1300 ⁇ ), thereby reducing power consumption.
- FIG. 2 is plot of bus voltage versus time to illustrate the operation of system 100 of FIG. 1 .
- switch A is closed and switch B is open, disconnecting current source 102 from the bus line and pulling down the bus line voltage (e.g., a logic 0 state).
- switch A is opened to release the bus line and switch B is closed for N clock cycles (e.g., 2 clock cycles) while switch A remains open.
- N clock cycles e.g., 2 clock cycles
- switch A At time t2 and prior to reaching the desired bus line voltage Vdd (V1 ⁇ Vdd), switch A remains open and switch B is opened, disconnecting current source 102 from the bus line.
- An exemplary duration of time between t0 and t1 can be 75 ns.
- An exemplary duration of time between t1 and t2 can be 40 ns.
- An exemplary duration of time between t2 and t3 can be 35 ns.
- FIG. 3 is a flow diagram of an example process 300 implemented by intelligent current drive system 100 of FIG. 1 .
- Process 300 can be implemented by system 100 .
- Process 300 can begin by receiving a signal to release a bus line ( 302 ), where the bus line is coupled to an open-collector or open-drain current drive and a pull-up resistor.
- the bus line is released in response to the signal ( 304 ), allowing the bus line voltage to rise.
- switch signal generator 108 can send and/or generate one or more switch signals to open switch A and switch B.
- Process 300 can continue by coupling current source 102 to the bus line during a first portion of a rise time of the bus line voltage ( 306 ).
- switch signal generator 108 can send and/or generate one or more switch signals to close switch B and keep switch A open, thereby coupling the current source to the bus line through switch B. This results in current source 102 injecting current into the bus line.
- This switch configuration can be held for N clock cycles (e.g., 2 clock cycles) during which time the bus line voltage rises at a rate that is faster than the rate the bus line voltage would rise if the current source were not injecting current into the bus line. The number of clock cycles can be selected based on the particular bus protocol being used and tuned as needed.
- process 300 can continue by decoupling the current source ( 308 ), allowing the bus line voltage to continue to rise (float) to the desired bus line voltage but at a slower rate than when current source 102 was injecting current into the bus line.
- switch signal generator 108 can send and/or generate one or more switch signals to open switch B and keep switch A open.
- switch A can be closed while switch B is kept open.
Abstract
Description
- This disclosure relates generally to methods of driving bus lines.
- Pull-up resistors are often used at logic outputs where the logic device cannot source current such as open-collector transistor-to-transistor logic (TTL) devices. Such outputs are used for driving external devices or a logic bus with multiple devices connected to it.
- The inter-integrated circuit (I2C) serial single-ended bus requires pull-up resistors on its clock (SCL) and data line (SDA) because the pins on the chips are of open-collector design. Pulling the bus line to ground indicates a logical zero while letting the bus line float to the rail voltage indicates a logical one. As a channel access method this allows one node to determine if another is transmitting by asserting an output, letting the external pull-up resistor pull the line to logic 1 level and monitoring the line state. If a second node pulls the line to zero, then the first node can detect that the other is transmitting.
- Some disadvantages of pull-up resistors are the extra power consumed when current is drawn through the resistor and the slow rise time of the pull-up. A conventional solution to increase the speed of an open-collector or open-drain bus is to reduce the value of the pull-up resistor. Reducing the value of the pull-up resistor, however, increases power consumption making this conventional solution undesirable for low power applications.
- An intelligent current drive is disclosed that couples an active current source to a bus line to increase the rate of pull-up and decouples the active current source from the bus line prior to reaching the desired pull-up voltage.
- In some implementations, a circuit comprises: a current source configured to couple to a bus line having an open-collector or open-drain current driver and a pull-up resistor; a first switch configurable to couple the current source to the bus line during a first portion of a rise time of bus line voltage and for disconnecting the current source from the bus line during a second portion of the rise time of the bus line voltage; a second switch configurable to pull-down or release the bus line voltage; and a switch signal generator coupled to the first and second switches and configured for configuring the first and second switches during the first and second portions of rise time.
- In some implementations, a method comprises: receiving a signal to release a bus line having an open-collector or open-drain current driver and a pull-up resistor; releasing the bus line; coupling a current source to the bus line during a first portion of a rise time of the bus line voltage; and decoupling the current source from the bus line during a second portion of the rise time of the bus line voltage, where the second portion of rise time occurs after the first portion of rise time.
- Particular implementations of the intelligent current drive provide one or more of the following advantages: 1) the speed of the bus is increased; and 2) relatively large values of pull-up resistors can be used, thus minimizing power consumption.
-
FIG. 1 is a conceptual diagram of an example of an intelligent current drive system. -
FIG. 2 is plot of bus voltage versus time to illustrate the operation of the intelligent current drive system ofFIG. 1 . -
FIG. 3 is a flow diagram of an example process implemented by the intelligent current drive system ofFIG. 1 . -
FIG. 1 is a conceptual diagram of an example of an intelligentcurrent drive system 100. In some implementations,system 100 can include activecurrent source 102, pull-up resistor 104,bus capacitance 106 andswitch signal generator 108. In some implementations, parts ofsystem 100 can be implemented in an integrated circuit (IC) chip. For example, activecurrent source 102 andswitch signal generator 108 can be located inside the IC chip, and pull-up resistor 104 andbus capacitance 106 can be located outside the IC chip.System 100 can be used as a current drive for any bus that uses open-collector or open-drain pull-up resistors, such as the I2C serial bus. -
System 100 operates by configuring switches A and B to enablecurrent source 102 to inject current into a bus line at the moment the bus line is being released. Switches A and B can be transistors (e.g., MOSFET transistors) that are biased to behave as switches. Switches A and B can be configured byswitch signal generator 108. -
Switch signal generator 108 can be coupled to an input clock and data signal. The data signal can be used to release the bus line. For a bus running I2C protocol the clock input can be the I2C clock signal (SCL) and the input data signal can be the I2C data line (SDA), where pulling the SDA data line to ground indicates a logical zero while letting the SDA data line float to the rail voltage indicates a logical one. -
Current source 102 is enabled for a short amount of time, typically one or two clock cycles, so that it will not interfere with some other device coupled to the bus that attempts to pull the bus line low. By enablingcurrent source 102 for a short period of time (e.g., 40 ns), the rate at which the bus voltage rises -
- is determined by
-
- where Is is the value of current source 102 (e.g., 3 mA) and C is bus capacitance 106 (e.g., 100 pF). This relationship is expressed mathematically as
-
- Without
system 100, the rise time would be determined by pull-up resistor 104 multiplied by bus capacitance 106 (RC constant), and sincebus capacitance 106 is fixed it would be necessary to make pull-upresistor 104 small to achieve a fast rise time and therefore fast bus speed. A small pull-up resistor 104 (e.g., 700 Ω) consumes more power. Withsystem 100, pull-up resistor 104 can be larger (e.g., 1300 Ω), thereby reducing power consumption. -
FIG. 2 is plot of bus voltage versus time to illustrate the operation ofsystem 100 ofFIG. 1 . For this example, we assume that prior to time t1, switch A is closed and switch B is open, disconnectingcurrent source 102 from the bus line and pulling down the bus line voltage (e.g., alogic 0 state). At time t1, switch A is opened to release the bus line and switch B is closed for N clock cycles (e.g., 2 clock cycles) while switch A remains open. This circuit configuration allows current fromcurrent source 102 to be injected into the bus line, raising the bus line voltage Vdd at a faster rate than without the current injection. - At time t2 and prior to reaching the desired bus line voltage Vdd (V1<Vdd), switch A remains open and switch B is opened, disconnecting
current source 102 from the bus line.System 100 remains in this state until the desired bus line voltage (e.g., Vdd=3V or logic 1 state) is reached at time t3. An exemplary duration of time between t0 and t1 can be 75 ns. An exemplary duration of time between t1 and t2 can be 40 ns. An exemplary duration of time between t2 and t3 can be 35 ns. -
FIG. 3 is a flow diagram of anexample process 300 implemented by intelligentcurrent drive system 100 ofFIG. 1 .Process 300 can be implemented bysystem 100. -
Process 300 can begin by receiving a signal to release a bus line (302), where the bus line is coupled to an open-collector or open-drain current drive and a pull-up resistor. The bus line is released in response to the signal (304), allowing the bus line voltage to rise. For example,switch signal generator 108 can send and/or generate one or more switch signals to open switch A and switch B. -
Process 300 can continue by couplingcurrent source 102 to the bus line during a first portion of a rise time of the bus line voltage (306). For example,switch signal generator 108 can send and/or generate one or more switch signals to close switch B and keep switch A open, thereby coupling the current source to the bus line through switch B. This results incurrent source 102 injecting current into the bus line. This switch configuration can be held for N clock cycles (e.g., 2 clock cycles) during which time the bus line voltage rises at a rate that is faster than the rate the bus line voltage would rise if the current source were not injecting current into the bus line. The number of clock cycles can be selected based on the particular bus protocol being used and tuned as needed. - After N clock cycles,
process 300 can continue by decoupling the current source (308), allowing the bus line voltage to continue to rise (float) to the desired bus line voltage but at a slower rate than whencurrent source 102 was injecting current into the bus line. For example,switch signal generator 108 can send and/or generate one or more switch signals to open switch B and keep switch A open. To configuresystem 100 to pull down the bus line voltage in response to the data signal, switch A can be closed while switch B is kept open. - While this document contains many specific implementation details these details should not be construed as limitations on the scope what may be claimed, but rather as descriptions of features that may be specific to particular embodiments. Certain features that are described in this specification in the context of separate embodiments can also be implemented in combination in a single embodiment. Conversely, various features that are described in the context of a single embodiment can also be implemented in multiple embodiments separately or in any suitable sub combination. Moreover, although features may be described above as acting in certain combinations and even initially claimed as such, one or more features from a claimed combination can, in some cases, be excised from the combination, and the claimed combination may be directed to a sub combination or variation of a sub combination.
Claims (7)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/095,694 US9030228B1 (en) | 2013-12-03 | 2013-12-03 | Intelligent current drive for bus lines |
TW103141832A TWI518518B (en) | 2013-12-03 | 2014-12-02 | Intelligent current drive for bus lines |
DE102014224634.2A DE102014224634B4 (en) | 2013-12-03 | 2014-12-02 | Intelligent power control for bus cables |
CN201410720799.1A CN104834234B (en) | 2013-12-03 | 2014-12-02 | For the Intelligent current drive system and method for bus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/095,694 US9030228B1 (en) | 2013-12-03 | 2013-12-03 | Intelligent current drive for bus lines |
Publications (2)
Publication Number | Publication Date |
---|---|
US9030228B1 US9030228B1 (en) | 2015-05-12 |
US20150155868A1 true US20150155868A1 (en) | 2015-06-04 |
Family
ID=53038229
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/095,694 Active US9030228B1 (en) | 2013-12-03 | 2013-12-03 | Intelligent current drive for bus lines |
Country Status (4)
Country | Link |
---|---|
US (1) | US9030228B1 (en) |
CN (1) | CN104834234B (en) |
DE (1) | DE102014224634B4 (en) |
TW (1) | TWI518518B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150205341A1 (en) * | 2014-01-22 | 2015-07-23 | Microsemi Corp. - Analog Mixed Signal Group, Ltd. | Bus energy consumption reduction apparatus and method |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6373328B2 (en) * | 1998-12-21 | 2002-04-16 | Fairchild Semiconductor Corporation | Comparator circuit |
US6653863B1 (en) * | 2002-03-25 | 2003-11-25 | Hewlett-Packard Development Company, L.P. | Method and apparatus for improving bus capacity |
US7394281B1 (en) * | 2008-01-31 | 2008-07-01 | International Business Machines Corporation | Bi-directional universal serial bus booster circuit |
US20110221521A1 (en) * | 2009-12-14 | 2011-09-15 | Charles Razzell | Active Eye Opener for Current-Source Driven, High-Speed Serial Links |
US20110234306A1 (en) * | 2010-03-25 | 2011-09-29 | Kabushiki Kaisha Toshiba | Booster circuit |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5974486A (en) * | 1997-08-12 | 1999-10-26 | Atmel Corporation | Universal serial bus device controller comprising a FIFO associated with a plurality of endpoints and a memory for storing an identifier of a current endpoint |
US6356140B1 (en) * | 1998-07-15 | 2002-03-12 | Linear Technology Corporation | Active pullup circuitry for open-drain signals |
KR20050003895A (en) * | 2003-07-04 | 2005-01-12 | 삼성전자주식회사 | Open drain type output buffer circuit capable of controlling pull-up slew rate |
US7868660B2 (en) * | 2006-04-20 | 2011-01-11 | Atmel Corporation | Serial communications bus with active pullup |
US7800408B2 (en) * | 2008-09-08 | 2010-09-21 | Microchip Technology Incorporated | High speed transient active pull-up I2C |
-
2013
- 2013-12-03 US US14/095,694 patent/US9030228B1/en active Active
-
2014
- 2014-12-02 DE DE102014224634.2A patent/DE102014224634B4/en active Active
- 2014-12-02 TW TW103141832A patent/TWI518518B/en active
- 2014-12-02 CN CN201410720799.1A patent/CN104834234B/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6373328B2 (en) * | 1998-12-21 | 2002-04-16 | Fairchild Semiconductor Corporation | Comparator circuit |
US6653863B1 (en) * | 2002-03-25 | 2003-11-25 | Hewlett-Packard Development Company, L.P. | Method and apparatus for improving bus capacity |
US7394281B1 (en) * | 2008-01-31 | 2008-07-01 | International Business Machines Corporation | Bi-directional universal serial bus booster circuit |
US20110221521A1 (en) * | 2009-12-14 | 2011-09-15 | Charles Razzell | Active Eye Opener for Current-Source Driven, High-Speed Serial Links |
US20110234306A1 (en) * | 2010-03-25 | 2011-09-29 | Kabushiki Kaisha Toshiba | Booster circuit |
Also Published As
Publication number | Publication date |
---|---|
US9030228B1 (en) | 2015-05-12 |
DE102014224634A1 (en) | 2015-06-03 |
TWI518518B (en) | 2016-01-21 |
CN104834234B (en) | 2018-07-06 |
DE102014224634B4 (en) | 2016-06-23 |
CN104834234A (en) | 2015-08-12 |
TW201533579A (en) | 2015-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102655409B (en) | Two-stage rear-end driver | |
US5537070A (en) | Output driver with slew rate control | |
KR101321515B1 (en) | High speed i2c bus | |
WO2016153778A1 (en) | Driver using pull-up nmos transistor | |
KR102409872B1 (en) | Transmitter and Semiconductor Apparatus | |
EP3289471B1 (en) | Communication between integrated circuits | |
US9030228B1 (en) | Intelligent current drive for bus lines | |
US8525566B2 (en) | Glitch hardened flop repeater | |
JP2009260817A (en) | Level shift circuit | |
US8723563B2 (en) | Apparatus and method to tolerate floating input pin for input buffer | |
JP5565336B2 (en) | Output circuit, system, and output circuit control method | |
US6724224B1 (en) | Bus relay and voltage shifter without direction control input | |
US9417640B2 (en) | Input pin control | |
US20150205341A1 (en) | Bus energy consumption reduction apparatus and method | |
US10250260B2 (en) | Data communication system and semiconductor device | |
CN209897021U (en) | Circuit structure for reducing rise time of digital signal | |
US8330588B2 (en) | Fast repeater latch | |
US10044342B2 (en) | Delay line for one shot pre-emphasis | |
US9859874B2 (en) | Loop delay optimization for multi-voltage self-synchronous systems | |
US6617880B2 (en) | Method and apparatus for a low power, multi-mode GTL I/O buffer utilizing midrail I/O buffer pad clamping | |
US7859307B2 (en) | High speed transient active pull-up I2C | |
US10074411B2 (en) | Mode-changeable dual data rate random access memory driver with asymmetric offset and memory interface incorporating the same | |
Dragan et al. | A fast response output buffer for an I 2 C high speed interface | |
KR100500946B1 (en) | Tristate buffer with improved characteristic of EMI | |
Stephens et al. | High speed transient active pull-up I 2 C |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ATMEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CLARK, LLOYD;REEL/FRAME:031708/0924 Effective date: 20131203 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:041715/0747 Effective date: 20170208 Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT Free format text: SECURITY INTEREST;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:041715/0747 Effective date: 20170208 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:046426/0001 Effective date: 20180529 Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:046426/0001 Effective date: 20180529 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:047103/0206 Effective date: 20180914 Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES C Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:047103/0206 Effective date: 20180914 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, DELAWARE Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:053311/0305 Effective date: 20200327 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: MICROCHIP TECHNOLOGY INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: MICROSEMI CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:053468/0705 Effective date: 20200529 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:055671/0612 Effective date: 20201217 |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:057935/0474 Effective date: 20210528 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222 Effective date: 20220218 |
|
AS | Assignment |
Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059262/0105 Effective date: 20220218 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |