US20150053990A1 - Transistor having an ohmic contact by screen layer and method of making the same - Google Patents
Transistor having an ohmic contact by screen layer and method of making the same Download PDFInfo
- Publication number
- US20150053990A1 US20150053990A1 US14/010,220 US201314010220A US2015053990A1 US 20150053990 A1 US20150053990 A1 US 20150053990A1 US 201314010220 A US201314010220 A US 201314010220A US 2015053990 A1 US2015053990 A1 US 2015053990A1
- Authority
- US
- United States
- Prior art keywords
- layer
- transistor
- electrode
- aluminum
- over
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 20
- 239000000758 substrate Substances 0.000 claims abstract description 38
- 229910052751 metal Inorganic materials 0.000 claims abstract description 23
- 239000002184 metal Substances 0.000 claims abstract description 23
- 238000000034 method Methods 0.000 claims description 58
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims description 30
- 229910002601 GaN Inorganic materials 0.000 claims description 29
- 230000006911 nucleation Effects 0.000 claims description 23
- 238000010899 nucleation Methods 0.000 claims description 23
- 229910052782 aluminium Inorganic materials 0.000 claims description 22
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 22
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 claims description 17
- 239000000463 material Substances 0.000 claims description 16
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 claims description 8
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 claims description 8
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 claims description 6
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 4
- 229910021541 Vanadium(III) oxide Inorganic materials 0.000 claims description 4
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 4
- 229910052593 corundum Inorganic materials 0.000 claims description 4
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 claims description 4
- 229910000167 hafnon Inorganic materials 0.000 claims description 4
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum oxide Inorganic materials [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 claims description 4
- KTUFCUMIWABKDW-UHFFFAOYSA-N oxo(oxolanthaniooxy)lanthanum Chemical compound O=[La]O[La]=O KTUFCUMIWABKDW-UHFFFAOYSA-N 0.000 claims description 4
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Inorganic materials [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 claims description 4
- 229910001845 yogo sapphire Inorganic materials 0.000 claims description 4
- 229910052845 zircon Inorganic materials 0.000 claims description 4
- 230000005533 two-dimensional electron gas Effects 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 268
- 230000008569 process Effects 0.000 description 50
- 239000002243 precursor Substances 0.000 description 14
- 239000002019 doping agent Substances 0.000 description 13
- 238000002248 hydride vapour-phase epitaxy Methods 0.000 description 9
- 239000004065 semiconductor Substances 0.000 description 9
- 238000009792 diffusion process Methods 0.000 description 7
- 238000001451 molecular beam epitaxy Methods 0.000 description 7
- 239000000126 substance Substances 0.000 description 7
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 6
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 6
- YBRBMKDOPFTVDT-UHFFFAOYSA-N tert-butylamine Chemical compound CC(C)(C)N YBRBMKDOPFTVDT-UHFFFAOYSA-N 0.000 description 5
- VOITXYVAKOUIBA-UHFFFAOYSA-N triethylaluminium Chemical compound CC[Al](CC)CC VOITXYVAKOUIBA-UHFFFAOYSA-N 0.000 description 5
- JLTRXTDYQLMHGR-UHFFFAOYSA-N trimethylaluminium Chemical compound C[Al](C)C JLTRXTDYQLMHGR-UHFFFAOYSA-N 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 230000005669 field effect Effects 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 229910021529 ammonia Inorganic materials 0.000 description 3
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- 239000007769 metal material Substances 0.000 description 3
- 239000002923 metal particle Substances 0.000 description 3
- HKOOXMFOFWEVGF-UHFFFAOYSA-N phenylhydrazine Chemical compound NNC1=CC=CC=C1 HKOOXMFOFWEVGF-UHFFFAOYSA-N 0.000 description 3
- 229940067157 phenylhydrazine Drugs 0.000 description 3
- 238000000926 separation method Methods 0.000 description 3
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 2
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 239000002800 charge carrier Substances 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 229910052733 gallium Inorganic materials 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- -1 titanium Chemical class 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- RGGPNXQUMRMPRA-UHFFFAOYSA-N triethylgallium Chemical compound CC[Ga](CC)CC RGGPNXQUMRMPRA-UHFFFAOYSA-N 0.000 description 2
- XCZXGTMEAKBVPV-UHFFFAOYSA-N trimethylgallium Chemical compound C[Ga](C)C XCZXGTMEAKBVPV-UHFFFAOYSA-N 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 description 1
- AUCDRFABNLOFRE-UHFFFAOYSA-N alumane;indium Chemical compound [AlH3].[In] AUCDRFABNLOFRE-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 239000011777 magnesium Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000009827 uniform distribution Methods 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
- H01L21/02458—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/0251—Graded layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/0254—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/432—Heterojunction gate for field effect devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
- H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7782—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET
- H01L29/7783—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET using III-V semiconductor material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
Definitions
- Group III-Group V (or III-V) semiconductor compounds are used to form various integrated circuit devices, such as high power field-effect transistors, high frequency transistors, high electron mobility transistors (HEMTs), or metal-insulator-semiconductor field-effect transistors (MISFETs).
- a HEMT is a field effect transistor incorporating a junction between two materials with different band gaps (i.e., a heterojunction) as the channel instead of a doped region, as is generally the case for metal oxide semiconductor field effect transistors (MOSFETs).
- MOSFETs metal oxide semiconductor field effect transistors
- HEMTs have a number of attractive properties including high electron mobility and the ability to transmit signals at high frequencies, etc.
- consistently forming low resistance, ohmic contacts with HEMTs is often difficult.
- FIG. 1 is a cross-sectional view of a high electron mobility transistor (HEMT) having an active layer including a screen layer in accordance with one or more embodiments;
- HEMT high electron mobility transistor
- FIG. 2 is a flow chart of a method of making an HEMT having an active layer including a screen layer in accordance with one or more embodiments.
- FIGS. 3A-3C are cross-sectional views of an HEMT having an active layer including a screen layer at various stages of production in accordance with one or more embodiments.
- High electron mobility transistor (HEMT) devices include one or more contact metals, such as titanium, for electrically coupling HEMTs. If, during fabrication, the metal contact is not diffused far enough (too shallow) into an HEMT structure, the metal and semi-conductor will not form an acceptable ohmic contact. If the metal is diffused too far (too deep) into the HEMT structure, the metal causes charge carrier leakage and therefore will not form an acceptable ohmic contact. Unfortunately, fabrication process variations both within and between semiconductor devices using HEMTs cause metal to be diffused too shallow or too deep in some circumstances. In other cases, fabrication processes result in non-uniform metal diffusion.
- contact metals such as titanium
- a screen layer makes it possible to reduce an effect of process variation on the depth of metal diffusion to more accurately and reliably achieve a more uniform metal diffusion depth, resulting in improved ohmic contacts in HEMT devices having metal-semiconductor junctions.
- FIG. 1 is a cross-sectional view of a high electron mobility transistor (HEMT) 100 having an active layer 112 including a screen layer 124 in accordance with one or more embodiments.
- HEMT 100 includes a substrate 102 .
- a nucleation layer 104 is over substrate 102 .
- nucleation layer 104 includes multiple layers, such as one or more seed layers.
- a buffer layer 106 is over nucleation layer 104 .
- a channel layer 108 is over buffer layer 106 .
- An active layer 112 is over the channel layer 108 .
- the active layer 112 includes a first portion 120 over channel layer 108 .
- an interface layer 122 such as an n-type GaN (n-GaN) layer, is over the screen layer 124 . Due to a band gap discontinuity between the channel layer 108 and the active layer 112 , a two dimension electron gas (2-DEG) 114 is formed in the channel layer 108 near an interface with the active layer 112 .
- a metal layer 115 includes electrodes 116 over the channel layer 108 and a gate 118 over active layer 112 between the electrodes 116 .
- screen layer 124 reduces the risk of diffusion of metal from one or more electrodes 116 into the channel layer 108 .
- the screen layer 124 includes aluminum nitride (AlN).
- Substrate 102 acts as a support for HEMT 100 .
- substrate 102 is a silicon substrate.
- substrate 102 includes silicon carbide (SiC), sapphire, or another suitable substrate material.
- substrate 102 is a silicon substrate having a (111) lattice structure.
- Nucleation layer 104 helps to compensate for a mismatch in lattice structures between substrate 102 and buffer layer 106 .
- nucleation layer 104 includes multiple layers.
- nucleation layer 104 includes a same material or different materials formed at different temperatures.
- nucleation layer 104 includes a step-wise change in lattice structure.
- nucleation layer 104 includes a continuous change in lattice structure.
- nucleation layer 104 is formed by epitaxially growing the nucleation layer on substrate 102 .
- nucleation layer 104 comprises a first layer of aluminum nitride (AlN), a second layer of AlN over the first layer of AlN.
- the first layer of AlN e.g., is formed at a low temperature, ranging from about 900° C. to about 1000° C., and has a thickness ranging from about 10 nanometers (nm) to about 50 nm. If the thickness of the first layer of AlN is too small, subsequent layers formed on the first layer of AlN will experience a high stress at the interface with the first AlN layer due to lattice mismatch increasing a risk of layer separation. If the thickness of the first layer of AlN is too great, the material is wasted and production costs increase.
- the second layer of AlN is formed, e.g., at a high temperature, ranging from about 1000° C. to about 1300° C., and has a thickness ranging from about 50 nm to about 200 nm.
- the higher temperature provides a different lattice structure in the second AlN layer in comparison with the first AlN layer.
- the lattice structure in the second AlN layer is more different from a lattice structure of substrate 102 than the first AlN layer. If the thickness of the second layer of AlN is too small, subsequent layers formed on the second layer of AlN will experience a high stress at the interface with the second layer of AlN due to lattice mismatch increasing the risk of layer separation. If the thickness of the second layer of AlN is too great, the material is wasted and production costs increase.
- nucleation layer 104 is omitted, and thus buffer layer 106 is directly on substrate 102 .
- buffer layer 106 includes three graded layers.
- a first graded layer adjoins nucleation layer 104 .
- the first graded layer includes Al x Ga 1-x N, where x ranges from about 0.7 to about 0.9.
- a thickness of the first graded layer ranges from about 50 nm to about 200 nm.
- a second graded layer is on the first graded layer.
- the second graded layer includes Al x Ga 1-x N, where x ranges from about 0.4 to about 0.6.
- a thickness of the second graded layer ranges from about 150 nm to about 300 nm.
- a third graded layer is on the second graded layer.
- the third graded layer includes Al x Ga 1-x N, where x ranges from about 0.15 to about 0.3.
- a thickness of the third graded layer ranges from about 300 nm to about 500 nm.
- the buffer layer 106 is formed at a temperature ranging from about 1000° C. to about 1200° C.
- buffer layer 106 provides a p-type doped layer to reduce electron injection from substrate 102 . Electron injection occurs when electrons from substrate 102 diffuse into the channel layer 108 . By including p-type dopants in buffer layer 106 , the electrons are trapped by the buffer layer and do not negatively impact performance of 2-DEG 114 in the channel layer.
- the p-type dopants include carbon, iron, magnesium, zinc or other suitable p-type dopants.
- a concentration of the p-type dopant is greater than or equal to about 1 ⁇ 10 19 ions/cm 3 .
- buffer layer 106 is formed using an epitaxial process. In some embodiments, buffer layer 106 is formed at a temperature ranging from about 1000° C. to about 1200° C.
- Channel layer 108 is used to help form a conductive path for selectively connecting electrodes 116 .
- the channel layer 108 includes GaN.
- the channel layer 108 has a p-type dopant concentration of equal to or less than 1 ⁇ 10 17 ions/cm 3 .
- the channel layer 108 is an undoped layer or an unintentionally doped layer.
- the channel layer 108 has a thickness ranging from about 0.5 ⁇ m to about 2.0 ⁇ m. In at least one example, the channel layer 108 has a thickness greater than 1.25 ⁇ m. If a thickness of the channel layer 108 is too thin, the channel layer will not provide sufficient charge carriers to allow HEMT 100 to function properly.
- the channel layer 108 is formed by an epitaxial process. In some embodiments, the channel layer 108 is formed at a temperature ranging from about 1000° C. to about 1200° C.
- Active layer 112 is used to provide the band gap discontinuity with the channel layer 108 to form 2-DEG 114 .
- active layer 112 includes the first portion 120 over the channel layer 108 and a screen layer 124 over the first portion 120 and, in some embodiments, the active layer 112 further includes an interface layer 122 over the screen layer.
- the first portion 120 includes aluminum gallium nitride (Al y Ga (1-y) N), where y ranges from 0.25 to 1 and represents an aluminum content ratio.
- the first portion 120 is over and in contact with the channel layer 108 .
- y is between about 0.25 and about 0.40. Having an aluminum concentration in these ranges enables an improved 2-DEG layer 114 .
- the first portion 120 is between 10 nm and 30 nm thick.
- first portion 120 includes one or more ternary compound semiconductors other than Al y Ga (1-y) N, such as indium aluminum nitride (In z Al (1-z) N). In some embodiments, z ranges from about 0.25 to about 0.9. In some embodiments, first portion 120 includes a complex structure including multiple layers some having one continuous aluminum concentration or a gradient aluminum concentration.
- Screen layer 124 is used to improve ohmic contact between one or more metal electrodes 116 and the active layer 112 .
- Screen layer 124 reduces fabrication costs and/or reduces the size of the resultant transistor.
- screen layer 124 results in a more uniform ohmic contact ( ⁇ c), i.e., a more uniform distribution of metal particles, in an individual transistor as well as separate transistors located at various points on a wafer, when compared to devices lacking a screen layer 124 , and increase a yield of quality ohmic contacts.
- screen layer 124 is over the first portion 120 .
- screen layer 124 is under interface layer 122 .
- screen layer 124 is under interface layer 122 and over first portion 120 .
- screen layer 124 is under a second portion (not shown) and over first portion 120 .
- the second portion is between the screen layer 124 , and when present, the interface layer 122 .
- the second portion has the attributes of the first portion 124 .
- the second portion has the same or different materials as that of the first portion 124 , and in some embodiments, the second portion has the same or different thickness as that of the first portion 124 .
- screen layer 124 includes AlN, SiO, Al 2 O 3 , HfO 2 , ZrO 2 , TiO 2 , or a wide band gap material.
- the wide band gap material has a band gap greater than 3.0 eV.
- the screen layer 124 is chosen from V 2 O 3 , La 2 O 3 , ZrSiO 4 , and HfSiO 4 .
- the screen layer 124 has a thickness less than or equal to 30 ⁇ . The presence of the screen layer improves ohmic contact between one or more metal electrodes 116 and the active layer 112 by controlling diffusion of metal particles from electrodes 116 through the active layer. A screen layer that is too thick impedes sufficient diffusion to facilitate ohmic contact. A screen layer that is too thin does not provide sufficient control over diffusion of the metal particles through active layer 112 .
- the interface layer 122 is used to form a conductive path for selectively electrically coupling electrodes 116 and gate 118 .
- the interface layer 122 in some embodiments, is a GaN or an n-GaN layer.
- the n-type dopants include silicon, oxygen or other suitable n-type dopants.
- the interface layer 122 is about 2 nm to about 5 nm thick.
- the interface layer 122 is formed by performing an epitaxial process.
- the epitaxial process includes a MOCVD process, a MBE process, an HVPE process or another suitable epitaxial process.
- 2-DEG 114 acts as the channel for providing conductivity between electrodes 116 . Electrons from a piezoelectric effect in active layer 112 drop into the channel layer, and thus create a thin layer of highly mobile conducting electrons in the channel layer.
- Electrodes 116 act as a source and a drain for HEMT 100 for transferring a signal into or out of the HEMT.
- Gate 118 helps to modulate conductivity of 2-DEG 114 for transferring the signal between electrodes 116 .
- HEMT 100 is normally conductive meaning that a positive voltage applied to gate 118 will reduce the conductivity between electrodes 116 along 2-DEG 114 .
- FIG. 2 is a flow chart of a method 200 of making an HEMT having an active layer including a screen layer 124 in accordance with one or more embodiments.
- Method 200 begins with operation 202 in which a low temperature (LT) seed layer and a high temperature (HT) seed layer are formed on a substrate, e.g., substrate 102 .
- the LT seed layer is formed on the substrate and the HT seed layer is formed on the LT seed layer.
- LT seed layer and HT seed layer include AlN.
- the formation of LT seed layer and HT seed layer are performed by an epitaxial growth process.
- the epitaxial growth process includes a metal-organic chemical vapor deposition (MOCVD) process, a molecular beam epitaxy (MBE) process, a hydride vapor phase epitaxy (HVPE) process or another suitable epitaxial process.
- MOCVD metal-organic chemical vapor deposition
- MBE molecular beam epitaxy
- HVPE hydride vapor phase epitaxy
- the MOCVD process is performed using aluminum-containing precursor and nitrogen-containing precursor.
- the aluminum-containing precursor includes trimethylaluminium (TMA), triethylaluminium (TEA), or other suitable chemical.
- the nitrogen-containing precursor includes ammonia, tertiarybutylamine (TBAm), phenyl hydrazine, or other suitable chemical.
- the LT seed layer and/or the HT seed layer includes a material other than AlN.
- the HT seed layer has a thickness ranging from about 50 nm to about 200 nm.
- the HT seed layer is formed at a temperature ranging from about 1000° C. to about 1300° C.
- the LT seed layer had a thickness ranging from about 10 nm to about 50 nm.
- the LT seed layer is formed at a temperature ranging from about 900° C. to about 1000° C.
- Method 200 continues with operation 204 in which a buffer layer is formed on the HT seed layer.
- the buffer layer includes an aluminum-gallium nitride (Al x Ga (1-x) N) layer.
- the aluminum gallium nitride layer has two or more aluminum-gallium nitride layers each having a different ratio x decreased from the bottom to the top.
- each of the two or more aluminum-gallium nitride layers is formed by performing an epitaxial process.
- the epitaxial process includes a MOCVD process, a MBE process, an HVPE process or another suitable epitaxial process.
- the MOCVD process uses an aluminum-containing precursor, a gallium-containing precursor, and a nitrogen-containing precursor.
- the aluminum-containing precursor includes TMA, TEA, or other suitable chemical.
- the gallium-containing precursor includes trimethylgallium (TMG), triethylgallium (TEG), or other suitable chemical.
- the nitrogen-containing precursor includes ammonia, TBAm, phenyl hydrazine, or other suitable chemical.
- the graded layer is formed at a temperature ranging from about 1000° C. to about 1200° C.
- the buffer layer includes a first layer including Al x Ga 1-x N, where x ranges from about 0.7 to about 0.9. A thickness of the first layer ranges from about 50 nm to about 200 nm.
- a second layer is on the first layer. The second layer includes Al x Ga 1-x N, where x ranges from about 0.4 to about 0.6. A thickness of the second layer ranges from about 150 nm to about 300 nm.
- a third layer is on the second layer. The third layer includes Al x Ga 1-x N, where x ranges from about 0.15 to about 0.3. A thickness of the third layer ranges from about 300 nm to about 550 nm.
- FIG. 3A is a cross-sectional view of a HEMT following operation 204 in accordance with one or more embodiments.
- the HEMT includes substrate 102 and nucleation layer 104 on the substrate.
- Nucleation layer 104 includes an LT seed layer 104 a on substrate 102 , a HT seed layer 104 b on the LT seed layer.
- Buffer layer 106 is on HT seed layer 104 b .
- nucleation layer 104 is depicted as a single layer in the following cross-sectional views.
- a channel layer is formed on the buffer layer.
- the channel layer is formed by performing an epitaxial process.
- the epitaxial process includes a MOCVD process, a MBE process, an HVPE process or another suitable epitaxial process.
- the first portion of the channel layer has a thickness ranging from about 0.5 ⁇ m to about 2.0 ⁇ m.
- the dopant concentration in the first portion of the channel layer is equal to or less than about 1 ⁇ 10 17 ions/cm 3 .
- the first portion of the channel layer is formed at a temperature ranging from about 1000° C. to about 1200° C.
- FIG. 3B is a cross-sectional view of a HEMT following operation 206 in accordance with one or more embodiments.
- the HEMT includes channel layer 108 over buffer layer 106 .
- the active layer includes a first portion.
- the first portion includes Al y Ga (1-y) N, where y is a decimal representing an aluminum content ratio. In some embodiments, y is between about 0.25 and about 1 In some embodiments, y is between about 0.25 and about 0.40.
- the first portion is formable by performing an epitaxial process.
- the epitaxial process includes a MOCVD process, a MBE process, HVPE process or another suitable epitaxial process.
- the first portion has a thickness ranging from about 10 nm to about 30 nm. In some embodiments, the first portion is formed at a temperature ranging from about 1000° C. to about 1200° C.
- a screen layer is formed in the active layer.
- the screen layer is formed over the first portion.
- the formation of the screen layer is performed by an epitaxial growth process.
- the screen layer includes AlN.
- the epitaxial growth process includes a metal-organic chemical vapor deposition (MOCVD) process, a molecular beam epitaxy (MBE) process, a hydride vapor phase epitaxy (HVPE) process or another suitable epitaxial process.
- the MOCVD process is performed using aluminum-containing precursor and nitrogen-containing precursor.
- the aluminum-containing precursor includes trimethylaluminium (TMA), triethylaluminium (TEA), or other suitable chemical.
- the nitrogen-containing precursor includes ammonia, tertiarybutylamine (TBAm), phenyl hydrazine, or other suitable chemical.
- the screen layer includes AlN formed at a temperature ranging from about 900° C. to about 1300° C., and has a thickness less than or equal to 30 ⁇ .
- the screen layer is chosen from AlN, SiO, Al 2 O 3 , HfO 2 , ZrO 2 , TiO 2 , or a wide band gap material.
- the wide band gap material has a band gap greater than 3.0 eV.
- the screen layer is chosen from V 2 O 3 , La 2 O 3 , ZrSiO 4 , and HfSiO 4 .
- FIG. 3C is a cross-sectional view of a HEMT following operation 208 in accordance with one or more embodiments.
- the HEMT includes active layer 112 on the channel layer 108 .
- the active layer 112 includes the first portion 120 and the screen layer 124 .
- 2-DEG 114 is formed in of the channel layer 108 due to the band gap discontinuity between the first portion 120 in the active layer 112 and the channel layer 108 .
- an interface layer is formed over the screen layer.
- the interface layer includes an n-type GaN layer.
- the interface layer in some embodiments, is an n-GaN layer.
- the n-type dopants include silicon, oxygen or other suitable n-type dopants.
- the interface layer is about 2 nm to about 5 nm thick.
- the interface layer is formed by performing an epitaxial process.
- the epitaxial process includes a MOCVD process, a MBE process, an HVPE process or another suitable epitaxial process.
- operation 210 is omitted.
- electrodes and a gate are formed on the first portion.
- the electrodes and the gate are formed on the interface layer.
- the electrodes and the gate include copper, aluminum, titanium or another suitable metallic material.
- the electrodes are formed over the first portion, and the gate is formed over the active layer.
- a metal layer is deposited over the first portion.
- a patterned photoresist layer is formed over the metal layer, and the metal layer is etched to form the electrodes over the openings and the gate over the upper surface of the active layer.
- the metal layer for forming the electrodes or the gate includes one or more metallic materials.
- the electrodes or the gate include one or more layers of metallic materials.
- the electrodes or the gate include at least one barrier layer contacting the other portion of the channel layer and/or the active layer.
- the HEMT has a similar structure to HEMT 100 in FIG. 1 .
- the transistor includes a substrate, a channel layer over the substrate and an active layer over the channel layer.
- the active layer includes a first portion and a screen layer over the first portion.
- the transistor includes a metal layer over the screen layer.
- the transistor includes a substrate, an aluminum nitride (AlN) nucleation layer over the substrate, and an aluminum gallium nitride (Al y Ga (1-y) N) buffer layer over the AlN nucleation layer.
- the transistor further includes a GaN channel layer over the Al y Ga (1-y) N buffer layer and an active layer over the GaN channel layer,
- the active layer includes a first portion including aluminum gallium nitride (Al x Ga (1-x) N), a screen layer including AlN over the first portion and an n-type gallium nitride (n-GaN) layer over the screen layer.
- the transistor further includes a metal layer over the n-GaN buffer layer and a two dimensional electron gas (2-DEG) in the channel layer adjacent an interface between the channel layer and the first portion.
- Still another aspect of this description relates to a method of making a transistor.
- the method includes forming a channel layer over a substrate.
- the method includes forming an active layer comprising a first portion over the channel layer and a screen layer over the first portion.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Junction Field-Effect Transistors (AREA)
Abstract
Description
- The instant application is related to the following U.S. patent applications:
- U.S. patent application titled “TRANSISTOR HAVING PARTIALLY OR WHOLLY REPLACED SUBSTRATE AND METHOD OF MAKING THE SAME,” attorney docket No. TSMC2013-0480 (T5057-898);
- U.S. patent application titled “TRANSISTOR HAVING HIGH BREAKDOWN VOLTAGE AND METHOD OF MAKING THE SAME,” attorney docket No. T5MC2013-0481 (T5057-897);
- U.S. patent application titled “SEMICONDUCTOR DEVICE, HIGH ELECTRON MOBILITY TRANSISTOR (HEMT) AND METHOD OF MANUFACTURING,” attorney docket no. TSMC2013-0482 (T5057-895);
- U.S. patent application titled “TRANSISTOR HAVING BACK-BARRIER LAYER AND METHOD OF MAKING THE SAME,” attorney docket No. TSMC2013-0483 (T5057-900);
- U.S. patent application titled “TRANSISTOR HAVING DOPED SUBSTRATE AND METHOD OF MAKING THE SAME,” attorney docket No. TSMC2013-0484 (T5057-899);
- U.S. patent application titled “TRANSISTOR HAVING A BACK-BARRIER LAYER AND METHOD OF MAKING THE SAME,” attorney docket No. TSMC2013-0485 (T5057-896); and
- U.S. patent application titled “TRANSISTOR HAVING OHMIC CONTACT BY AND METHOD OF MAKING SAME,” attorney docket no. TSMC2013-0530 (T5057-904).
- The entire contents of the above-referenced applications are incorporated by reference herein.
- In semiconductor technology, Group III-Group V (or III-V) semiconductor compounds are used to form various integrated circuit devices, such as high power field-effect transistors, high frequency transistors, high electron mobility transistors (HEMTs), or metal-insulator-semiconductor field-effect transistors (MISFETs). A HEMT is a field effect transistor incorporating a junction between two materials with different band gaps (i.e., a heterojunction) as the channel instead of a doped region, as is generally the case for metal oxide semiconductor field effect transistors (MOSFETs). In contrast with MOSFETs, HEMTs have a number of attractive properties including high electron mobility and the ability to transmit signals at high frequencies, etc. However, consistently forming low resistance, ohmic contacts with HEMTs is often difficult.
- One or more embodiments are illustrated by way of example, and not by limitation, in the figures of the accompanying drawings, wherein elements having the same reference numeral designations represent like elements throughout. It is emphasized that, in accordance with standard practice in the industry various features may not be drawn to scale and are used for illustration purposes only. In fact, the dimensions of the various features in the drawings may be arbitrarily increased or reduced for clarity of discussion.
-
FIG. 1 is a cross-sectional view of a high electron mobility transistor (HEMT) having an active layer including a screen layer in accordance with one or more embodiments; -
FIG. 2 is a flow chart of a method of making an HEMT having an active layer including a screen layer in accordance with one or more embodiments; and -
FIGS. 3A-3C are cross-sectional views of an HEMT having an active layer including a screen layer at various stages of production in accordance with one or more embodiments. - The following disclosure provides many different embodiments, or examples, for implementing different features of the invention. Specific examples of components and arrangements are described below to simplify the present disclosure. These are examples and are not intended to be limiting.
- High electron mobility transistor (HEMT) devices include one or more contact metals, such as titanium, for electrically coupling HEMTs. If, during fabrication, the metal contact is not diffused far enough (too shallow) into an HEMT structure, the metal and semi-conductor will not form an acceptable ohmic contact. If the metal is diffused too far (too deep) into the HEMT structure, the metal causes charge carrier leakage and therefore will not form an acceptable ohmic contact. Unfortunately, fabrication process variations both within and between semiconductor devices using HEMTs cause metal to be diffused too shallow or too deep in some circumstances. In other cases, fabrication processes result in non-uniform metal diffusion. As described herein, a screen layer makes it possible to reduce an effect of process variation on the depth of metal diffusion to more accurately and reliably achieve a more uniform metal diffusion depth, resulting in improved ohmic contacts in HEMT devices having metal-semiconductor junctions.
-
FIG. 1 is a cross-sectional view of a high electron mobility transistor (HEMT) 100 having anactive layer 112 including ascreen layer 124 in accordance with one or more embodiments. HEMT 100 includes asubstrate 102. Anucleation layer 104 is oversubstrate 102. In some embodiments,nucleation layer 104 includes multiple layers, such as one or more seed layers. Abuffer layer 106 is overnucleation layer 104. Achannel layer 108 is overbuffer layer 106. Anactive layer 112 is over thechannel layer 108. Theactive layer 112 includes afirst portion 120 overchannel layer 108. In some embodiments, aninterface layer 122, such as an n-type GaN (n-GaN) layer, is over thescreen layer 124. Due to a band gap discontinuity between thechannel layer 108 and theactive layer 112, a two dimension electron gas (2-DEG) 114 is formed in thechannel layer 108 near an interface with theactive layer 112. Ametal layer 115 includeselectrodes 116 over thechannel layer 108 and agate 118 overactive layer 112 between theelectrodes 116. - As explained below,
screen layer 124 reduces the risk of diffusion of metal from one ormore electrodes 116 into thechannel layer 108. In some embodiments thescreen layer 124 includes aluminum nitride (AlN). -
Substrate 102 acts as a support for HEMT 100. In some embodiments,substrate 102 is a silicon substrate. In some embodiments,substrate 102 includes silicon carbide (SiC), sapphire, or another suitable substrate material. In some embodiments,substrate 102 is a silicon substrate having a (111) lattice structure. -
Nucleation layer 104 helps to compensate for a mismatch in lattice structures betweensubstrate 102 andbuffer layer 106. In some embodiments,nucleation layer 104 includes multiple layers. In some embodiments,nucleation layer 104 includes a same material or different materials formed at different temperatures. In some embodiments,nucleation layer 104 includes a step-wise change in lattice structure. In some embodiments,nucleation layer 104 includes a continuous change in lattice structure. In some embodiments,nucleation layer 104 is formed by epitaxially growing the nucleation layer onsubstrate 102. - In at least one example,
nucleation layer 104 comprises a first layer of aluminum nitride (AlN), a second layer of AlN over the first layer of AlN. The first layer of AlN, e.g., is formed at a low temperature, ranging from about 900° C. to about 1000° C., and has a thickness ranging from about 10 nanometers (nm) to about 50 nm. If the thickness of the first layer of AlN is too small, subsequent layers formed on the first layer of AlN will experience a high stress at the interface with the first AlN layer due to lattice mismatch increasing a risk of layer separation. If the thickness of the first layer of AlN is too great, the material is wasted and production costs increase. The second layer of AlN is formed, e.g., at a high temperature, ranging from about 1000° C. to about 1300° C., and has a thickness ranging from about 50 nm to about 200 nm. The higher temperature provides a different lattice structure in the second AlN layer in comparison with the first AlN layer. The lattice structure in the second AlN layer is more different from a lattice structure ofsubstrate 102 than the first AlN layer. If the thickness of the second layer of AlN is too small, subsequent layers formed on the second layer of AlN will experience a high stress at the interface with the second layer of AlN due to lattice mismatch increasing the risk of layer separation. If the thickness of the second layer of AlN is too great, the material is wasted and production costs increase. - In some embodiments,
nucleation layer 104 is omitted, and thusbuffer layer 106 is directly onsubstrate 102. - In at least one example,
buffer layer 106 includes three graded layers. A first graded layer adjoinsnucleation layer 104. The first graded layer includes AlxGa1-xN, where x ranges from about 0.7 to about 0.9. A thickness of the first graded layer ranges from about 50 nm to about 200 nm. A second graded layer is on the first graded layer. The second graded layer includes AlxGa1-xN, where x ranges from about 0.4 to about 0.6. A thickness of the second graded layer ranges from about 150 nm to about 300 nm. A third graded layer is on the second graded layer. The third graded layer includes AlxGa1-xN, where x ranges from about 0.15 to about 0.3. A thickness of the third graded layer ranges from about 300 nm to about 500 nm. - If the
buffer layer 106 is too thin,channel layer 108 will have a high stress at an interface withbuffer layer 106 and increase the risk of separation between the buffer layer and the channel layer. If thebuffer layer 106 is too thick, material is wasted and production costs increase. In some embodiments, thebuffer layer 106 is formed at a temperature ranging from about 1000° C. to about 1200° C. - In some embodiments,
buffer layer 106 provides a p-type doped layer to reduce electron injection fromsubstrate 102. Electron injection occurs when electrons fromsubstrate 102 diffuse into thechannel layer 108. By including p-type dopants inbuffer layer 106, the electrons are trapped by the buffer layer and do not negatively impact performance of 2-DEG 114 in the channel layer. In some embodiments, the p-type dopants include carbon, iron, magnesium, zinc or other suitable p-type dopants. In some embodiments, a concentration of the p-type dopant is greater than or equal to about 1×1019 ions/cm3. If the p-type dopant concentration is too low,buffer layer 106 will not be able to effectively prevent electron injection fromsubstrate 102. If the p-type dopant concentration is too high, p-type dopants will diffuse into the channel layer and negatively impact 2-DEG 114. In some embodiments,buffer layer 106 is formed using an epitaxial process. In some embodiments,buffer layer 106 is formed at a temperature ranging from about 1000° C. to about 1200° C. -
Channel layer 108 is used to help form a conductive path for selectively connectingelectrodes 116. In some embodiments, thechannel layer 108 includes GaN. In some embodiments, thechannel layer 108 has a p-type dopant concentration of equal to or less than 1×1017 ions/cm3. In some embodiments, thechannel layer 108 is an undoped layer or an unintentionally doped layer. In some embodiments, thechannel layer 108 has a thickness ranging from about 0.5 μm to about 2.0 μm. In at least one example, thechannel layer 108 has a thickness greater than 1.25 μm. If a thickness of thechannel layer 108 is too thin, the channel layer will not provide sufficient charge carriers to allowHEMT 100 to function properly. If the thickness of thechannel layer 108 is too great, material is wasted and production costs increase. In some embodiments, thechannel layer 108 is formed by an epitaxial process. In some embodiments, thechannel layer 108 is formed at a temperature ranging from about 1000° C. to about 1200° C. -
Active layer 112 is used to provide the band gap discontinuity with thechannel layer 108 to form 2-DEG 114. In some embodiments,active layer 112 includes thefirst portion 120 over thechannel layer 108 and ascreen layer 124 over thefirst portion 120 and, in some embodiments, theactive layer 112 further includes aninterface layer 122 over the screen layer. - In some embodiments, the
first portion 120 includes aluminum gallium nitride (AlyGa(1-y)N), where y ranges from 0.25 to 1 and represents an aluminum content ratio. Thefirst portion 120 is over and in contact with thechannel layer 108. In some embodiments, y is between about 0.25 and about 0.40. Having an aluminum concentration in these ranges enables an improved 2-DEG layer 114. In some embodiments, thefirst portion 120 is between 10 nm and 30 nm thick. - In some embodiments,
first portion 120 includes one or more ternary compound semiconductors other than AlyGa(1-y)N, such as indium aluminum nitride (InzAl(1-z)N). In some embodiments, z ranges from about 0.25 to about 0.9. In some embodiments,first portion 120 includes a complex structure including multiple layers some having one continuous aluminum concentration or a gradient aluminum concentration. -
Screen layer 124 is used to improve ohmic contact between one ormore metal electrodes 116 and theactive layer 112.Screen layer 124, in some embodiments, reduces fabrication costs and/or reduces the size of the resultant transistor. In some embodiments,screen layer 124 results in a more uniform ohmic contact (ρc), i.e., a more uniform distribution of metal particles, in an individual transistor as well as separate transistors located at various points on a wafer, when compared to devices lacking ascreen layer 124, and increase a yield of quality ohmic contacts. In some embodiments,screen layer 124 is over thefirst portion 120. In some embodiments,screen layer 124 is underinterface layer 122. In some embodiments,screen layer 124 is underinterface layer 122 and overfirst portion 120. - In some embodiments,
screen layer 124 is under a second portion (not shown) and overfirst portion 120. The second portion is between thescreen layer 124, and when present, theinterface layer 122. In some embodiments, the second portion has the attributes of thefirst portion 124. In some embodiments, the second portion has the same or different materials as that of thefirst portion 124, and in some embodiments, the second portion has the same or different thickness as that of thefirst portion 124. - In some embodiments,
screen layer 124 includes AlN, SiO, Al2O3, HfO2, ZrO2, TiO2, or a wide band gap material. In some embodiments, the wide band gap material has a band gap greater than 3.0 eV. In some embodiments, thescreen layer 124 is chosen from V2O3, La2O3, ZrSiO4, and HfSiO4. In some embodiments, thescreen layer 124 has a thickness less than or equal to 30 Å. The presence of the screen layer improves ohmic contact between one ormore metal electrodes 116 and theactive layer 112 by controlling diffusion of metal particles fromelectrodes 116 through the active layer. A screen layer that is too thick impedes sufficient diffusion to facilitate ohmic contact. A screen layer that is too thin does not provide sufficient control over diffusion of the metal particles throughactive layer 112. - The
interface layer 122 is used to form a conductive path for selectively electrically couplingelectrodes 116 andgate 118. Theinterface layer 122, in some embodiments, is a GaN or an n-GaN layer. In some embodiments, the n-type dopants include silicon, oxygen or other suitable n-type dopants. In some embodiments, theinterface layer 122 is about 2 nm to about 5 nm thick. In some embodiments, theinterface layer 122 is formed by performing an epitaxial process. In some embodiments, the epitaxial process includes a MOCVD process, a MBE process, an HVPE process or another suitable epitaxial process. - 2-
DEG 114 acts as the channel for providing conductivity betweenelectrodes 116. Electrons from a piezoelectric effect inactive layer 112 drop into the channel layer, and thus create a thin layer of highly mobile conducting electrons in the channel layer. -
Electrodes 116 act as a source and a drain forHEMT 100 for transferring a signal into or out of the HEMT.Gate 118 helps to modulate conductivity of 2-DEG 114 for transferring the signal betweenelectrodes 116. -
HEMT 100 is normally conductive meaning that a positive voltage applied togate 118 will reduce the conductivity betweenelectrodes 116 along 2-DEG 114. -
FIG. 2 is a flow chart of amethod 200 of making an HEMT having an active layer including ascreen layer 124 in accordance with one or more embodiments.Method 200 begins withoperation 202 in which a low temperature (LT) seed layer and a high temperature (HT) seed layer are formed on a substrate, e.g.,substrate 102. The LT seed layer is formed on the substrate and the HT seed layer is formed on the LT seed layer. - In some embodiments, LT seed layer and HT seed layer include AlN. In some embodiments, the formation of LT seed layer and HT seed layer are performed by an epitaxial growth process. In some embodiments, the epitaxial growth process includes a metal-organic chemical vapor deposition (MOCVD) process, a molecular beam epitaxy (MBE) process, a hydride vapor phase epitaxy (HVPE) process or another suitable epitaxial process. In some embodiments, the MOCVD process is performed using aluminum-containing precursor and nitrogen-containing precursor. In some embodiments, the aluminum-containing precursor includes trimethylaluminium (TMA), triethylaluminium (TEA), or other suitable chemical. In some embodiments, the nitrogen-containing precursor includes ammonia, tertiarybutylamine (TBAm), phenyl hydrazine, or other suitable chemical. In some embodiments, the LT seed layer and/or the HT seed layer includes a material other than AlN. In some embodiments, the HT seed layer has a thickness ranging from about 50 nm to about 200 nm. In some embodiments, the HT seed layer is formed at a temperature ranging from about 1000° C. to about 1300° C. In some embodiments, the LT seed layer had a thickness ranging from about 10 nm to about 50 nm. In some embodiments, the LT seed layer is formed at a temperature ranging from about 900° C. to about 1000° C.
-
Method 200 continues withoperation 204 in which a buffer layer is formed on the HT seed layer. In some embodiments, the buffer layer includes an aluminum-gallium nitride (AlxGa(1-x)N) layer. In some embodiments, the aluminum gallium nitride layer has two or more aluminum-gallium nitride layers each having a different ratio x decreased from the bottom to the top. In some embodiments, each of the two or more aluminum-gallium nitride layers is formed by performing an epitaxial process. In some embodiments, the epitaxial process includes a MOCVD process, a MBE process, an HVPE process or another suitable epitaxial process. In some embodiments, the MOCVD process uses an aluminum-containing precursor, a gallium-containing precursor, and a nitrogen-containing precursor. In some embodiments, the aluminum-containing precursor includes TMA, TEA, or other suitable chemical. In some embodiments, the gallium-containing precursor includes trimethylgallium (TMG), triethylgallium (TEG), or other suitable chemical. In some embodiments, the nitrogen-containing precursor includes ammonia, TBAm, phenyl hydrazine, or other suitable chemical. In some embodiments, the graded layer is formed at a temperature ranging from about 1000° C. to about 1200° C. - In at least one example, the buffer layer includes a first layer including AlxGa1-xN, where x ranges from about 0.7 to about 0.9. A thickness of the first layer ranges from about 50 nm to about 200 nm. A second layer is on the first layer. The second layer includes AlxGa1-xN, where x ranges from about 0.4 to about 0.6. A thickness of the second layer ranges from about 150 nm to about 300 nm. A third layer is on the second layer. The third layer includes AlxGa1-xN, where x ranges from about 0.15 to about 0.3. A thickness of the third layer ranges from about 300 nm to about 550 nm.
-
FIG. 3A is a cross-sectional view of aHEMT following operation 204 in accordance with one or more embodiments. The HEMT includessubstrate 102 andnucleation layer 104 on the substrate.Nucleation layer 104 includes anLT seed layer 104 a onsubstrate 102, a HT seed layer 104 b on the LT seed layer.Buffer layer 106 is on HT seed layer 104 b. For the sake of simplicity,nucleation layer 104 is depicted as a single layer in the following cross-sectional views. - Returning to
FIG. 2 , in operation 206 a channel layer is formed on the buffer layer. In some embodiments, the channel layer is formed by performing an epitaxial process. In some embodiments, the epitaxial process includes a MOCVD process, a MBE process, an HVPE process or another suitable epitaxial process. In some embodiments, the first portion of the channel layer has a thickness ranging from about 0.5 μm to about 2.0 μm. In some embodiments, the dopant concentration in the first portion of the channel layer is equal to or less than about 1×1017 ions/cm3. In some embodiments, the first portion of the channel layer is formed at a temperature ranging from about 1000° C. to about 1200° C. -
FIG. 3B is a cross-sectional view of aHEMT following operation 206 in accordance with one or more embodiments. The HEMT includeschannel layer 108 overbuffer layer 106. - Returning to
FIG. 2 , inoperation 208 an active layer is formed on the channel layer. In some embodiments, the active layer includes a first portion. The first portion includes AlyGa(1-y)N, where y is a decimal representing an aluminum content ratio. In some embodiments, y is between about 0.25 and about 1 In some embodiments, y is between about 0.25 and about 0.40. The first portion is formable by performing an epitaxial process. In some embodiments, the epitaxial process includes a MOCVD process, a MBE process, HVPE process or another suitable epitaxial process. In some embodiments, the first portion has a thickness ranging from about 10 nm to about 30 nm. In some embodiments, the first portion is formed at a temperature ranging from about 1000° C. to about 1200° C. - In
operation 209, a screen layer is formed in the active layer. The screen layer is formed over the first portion. In some embodiments, the formation of the screen layer is performed by an epitaxial growth process. In some embodiments, the screen layer includes AlN. In some embodiments, the epitaxial growth process includes a metal-organic chemical vapor deposition (MOCVD) process, a molecular beam epitaxy (MBE) process, a hydride vapor phase epitaxy (HVPE) process or another suitable epitaxial process. In some embodiments, the MOCVD process is performed using aluminum-containing precursor and nitrogen-containing precursor. In some embodiments, the aluminum-containing precursor includes trimethylaluminium (TMA), triethylaluminium (TEA), or other suitable chemical. In some embodiments, the nitrogen-containing precursor includes ammonia, tertiarybutylamine (TBAm), phenyl hydrazine, or other suitable chemical. In some embodiments, the screen layer includes AlN formed at a temperature ranging from about 900° C. to about 1300° C., and has a thickness less than or equal to 30 Å. In some embodiments, the screen layer is chosen from AlN, SiO, Al2O3, HfO2, ZrO2, TiO2, or a wide band gap material. In some embodiments, the wide band gap material has a band gap greater than 3.0 eV. In some embodiments, the screen layer is chosen from V2O3, La2O3, ZrSiO4, and HfSiO4. -
FIG. 3C is a cross-sectional view of aHEMT following operation 208 in accordance with one or more embodiments. The HEMT includesactive layer 112 on thechannel layer 108. Theactive layer 112 includes thefirst portion 120 and thescreen layer 124. 2-DEG 114 is formed in of thechannel layer 108 due to the band gap discontinuity between thefirst portion 120 in theactive layer 112 and thechannel layer 108. - Returning to
FIG. 2 , inoperation 210 an interface layer is formed over the screen layer. In some embodiments, the interface layer includes an n-type GaN layer. The interface layer, in some embodiments, is an n-GaN layer. In some embodiments, the n-type dopants include silicon, oxygen or other suitable n-type dopants. In some embodiments, the interface layer is about 2 nm to about 5 nm thick. In some embodiments, the interface layer is formed by performing an epitaxial process. In some embodiments, the epitaxial process includes a MOCVD process, a MBE process, an HVPE process or another suitable epitaxial process. In some embodiments,operation 210 is omitted. - In
operation 212, electrodes and a gate are formed on the first portion. In some embodiments which includeoperation 210, the electrodes and the gate are formed on the interface layer. In some embodiments, the electrodes and the gate include copper, aluminum, titanium or another suitable metallic material. The electrodes are formed over the first portion, and the gate is formed over the active layer. A metal layer is deposited over the first portion. A patterned photoresist layer is formed over the metal layer, and the metal layer is etched to form the electrodes over the openings and the gate over the upper surface of the active layer. In some embodiments, the metal layer for forming the electrodes or the gate includes one or more metallic materials. In some embodiments, the electrodes or the gate include one or more layers of metallic materials. In at least one embodiment, the electrodes or the gate include at least one barrier layer contacting the other portion of the channel layer and/or the active layer. - Following
operation 212 the HEMT has a similar structure to HEMT 100 inFIG. 1 . - One aspect of this description relates to a transistor. The transistor includes a substrate, a channel layer over the substrate and an active layer over the channel layer. The active layer includes a first portion and a screen layer over the first portion. The transistor includes a metal layer over the screen layer.
- Another aspect of this description relates to a transistor. The transistor includes a substrate, an aluminum nitride (AlN) nucleation layer over the substrate, and an aluminum gallium nitride (AlyGa(1-y)N) buffer layer over the AlN nucleation layer. The transistor further includes a GaN channel layer over the AlyGa(1-y)N buffer layer and an active layer over the GaN channel layer, The active layer includes a first portion including aluminum gallium nitride (AlxGa(1-x)N), a screen layer including AlN over the first portion and an n-type gallium nitride (n-GaN) layer over the screen layer. The transistor further includes a metal layer over the n-GaN buffer layer and a two dimensional electron gas (2-DEG) in the channel layer adjacent an interface between the channel layer and the first portion.
- Still another aspect of this description relates to a method of making a transistor. The method includes forming a channel layer over a substrate. The method includes forming an active layer comprising a first portion over the channel layer and a screen layer over the first portion.
- It will be readily seen by one of ordinary skill in the art that the disclosed embodiments fulfill one or more of the advantages set forth above. After reading the foregoing specification, one of ordinary skill will be able to affect various changes, substitutions of equivalents and various other embodiments as broadly disclosed herein. It is therefore intended that the protection granted hereon be limited only by the definition contained in the appended claims and equivalents thereof.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/010,220 US8969882B1 (en) | 2013-08-26 | 2013-08-26 | Transistor having an ohmic contact by screen layer and method of making the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/010,220 US8969882B1 (en) | 2013-08-26 | 2013-08-26 | Transistor having an ohmic contact by screen layer and method of making the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150053990A1 true US20150053990A1 (en) | 2015-02-26 |
US8969882B1 US8969882B1 (en) | 2015-03-03 |
Family
ID=52479568
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/010,220 Active US8969882B1 (en) | 2013-08-26 | 2013-08-26 | Transistor having an ohmic contact by screen layer and method of making the same |
Country Status (1)
Country | Link |
---|---|
US (1) | US8969882B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9812562B1 (en) | 2016-06-03 | 2017-11-07 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure, HEMT structure and method of forming the same |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9443969B2 (en) | 2013-07-23 | 2016-09-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Transistor having metal diffusion barrier |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7112830B2 (en) | 2002-11-25 | 2006-09-26 | Apa Enterprises, Inc. | Super lattice modification of overlying transistor |
KR101186291B1 (en) * | 2005-05-24 | 2012-09-27 | 삼성전자주식회사 | Germanium on insulator structure and semiconductor device using the same |
US7547925B2 (en) | 2005-11-14 | 2009-06-16 | Palo Alto Research Center Incorporated | Superlattice strain relief layer for semiconductor devices |
US8492773B2 (en) * | 2010-04-23 | 2013-07-23 | Intersil Americas Inc. | Power devices with integrated protection devices: structures and methods |
US8680535B2 (en) * | 2011-12-23 | 2014-03-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | High electron mobility transistor structure with improved breakdown voltage performance |
US9165766B2 (en) * | 2012-02-03 | 2015-10-20 | Transphorm Inc. | Buffer layer structures suited for III-nitride devices with foreign substrates |
US20140151712A1 (en) * | 2012-06-07 | 2014-06-05 | Iqe, Kc, Llc | Enhancement-mode high electron mobility transistor structure and method of making same |
-
2013
- 2013-08-26 US US14/010,220 patent/US8969882B1/en active Active
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9812562B1 (en) | 2016-06-03 | 2017-11-07 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure, HEMT structure and method of forming the same |
DE102016114896A1 (en) * | 2016-06-03 | 2017-12-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure, HEMT structure and method of making the same |
CN107464843A (en) * | 2016-06-03 | 2017-12-12 | 台湾积体电路制造股份有限公司 | Semiconductor structure, HEMT-structure and forming method thereof |
DE102016114896B4 (en) | 2016-06-03 | 2021-10-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure, HEMT structure and process for their manufacture |
US11532740B2 (en) | 2016-06-03 | 2022-12-20 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure, HEMT structure and method of forming the same |
Also Published As
Publication number | Publication date |
---|---|
US8969882B1 (en) | 2015-03-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10868134B2 (en) | Method of making transistor having metal diffusion barrier | |
US9343542B2 (en) | Method for fabricating enhancement mode transistor | |
US11594413B2 (en) | Semiconductor structure having sets of III-V compound layers and method of forming | |
US11551927B2 (en) | High electron mobility transistor (HEMT) having an indium-containing layer and method of manufacturing the same | |
US9379191B2 (en) | High electron mobility transistor including an isolation region | |
US9847401B2 (en) | Semiconductor device and method of forming the same | |
US20150041825A1 (en) | Semiconductor device, high electron mobility transistor (hemt) and method of manufacturing | |
US9478632B2 (en) | Method of manufacturing a semiconductor device | |
US9093511B2 (en) | Transistor having high breakdown voltage and method of making the same | |
US9455341B2 (en) | Transistor having a back-barrier layer and method of making the same | |
US11721752B2 (en) | Semiconductor device having doped seed layer and method of manufacturing the same | |
US8901609B1 (en) | Transistor having doped substrate and method of making the same | |
US8975641B1 (en) | Transistor having an ohmic contact by gradient layer and method of making the same | |
US20150021665A1 (en) | Transistor having back-barrier layer and method of making the same | |
US8969882B1 (en) | Transistor having an ohmic contact by screen layer and method of making the same | |
WO2024060110A1 (en) | Nitride-based semiconductor device and method for manufacturing thereof | |
WO2024040465A1 (en) | Nitride-based semiconductor device and method for manufacturing the same | |
WO2024036486A1 (en) | Nitride-based semiconductor device and method for manufacturing the same | |
CN117941056A (en) | Semiconductor device and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHIANG, CHEN-HAO;LIU, PO-CHUN;CHEN, CHI-MING;AND OTHERS;SIGNING DATES FROM 20130731 TO 20130801;REEL/FRAME:031084/0602 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |