US20140342534A1 - Method and apparatus for forming amorphous silicon film - Google Patents
Method and apparatus for forming amorphous silicon film Download PDFInfo
- Publication number
- US20140342534A1 US20140342534A1 US14/323,148 US201414323148A US2014342534A1 US 20140342534 A1 US20140342534 A1 US 20140342534A1 US 201414323148 A US201414323148 A US 201414323148A US 2014342534 A1 US2014342534 A1 US 2014342534A1
- Authority
- US
- United States
- Prior art keywords
- amorphous silicon
- silicon film
- base
- film
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02441—Group 14 semiconducting materials
- H01L21/0245—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02592—Microstructure amorphous
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
Definitions
- the present invention relates to a method and apparatus for forming an amorphous silicon film.
- Patent References 1 and 2 disclose a method of obtaining a conductive layer having an even surface by decomposing disilane at 400 to 500° C.
- Disilane is a film-forming material that is easily thinned, but it is difficult to obtain satisfactory step coverage in an amorphous silicon film formed by using disilane. In this regard, it is easy to obtain satisfactory step coverage from silane, compared to disilane, but silane requires a long incubation time, and thus is a film-forming material that is difficult to be thinned.
- Patent Reference 1 Japanese Laid-Open Patent Publication No. sho 63-29954
- Patent Reference 2 Japanese Laid-Open Patent Publication No. hei 1-217956
- the present invention provides a method and apparatus for forming an amorphous silicon film having an even surface and capable of being further thinned.
- a method of forming an amorphous silicon film on a base includes adsorbing an aminosilane onto the base by heating the base and supplying an amino silane-based gas to the heated base, forming the amorphous silicon film on the base onto which the aminosilane is adsorbed by heating the base and supplying a silane-based gas containing no amino group on the heated base onto which the aminosilane is adsorbed, and etching the amorphous silicon film to decrease a film thickness of the amorphous silicon film, wherein the amino silane-based gas is selected from gases comprising at least one of diisopropyl aminosilane (DIPAS), tridimethyl aminosilane (TDMAS), and bisdiethyl aminosilane (BDEAS).
- DIPAS diisopropyl aminosilane
- TDMAS tridimethyl aminosilane
- BDEAS bisdiethyl aminosilane
- an apparatus for forming an amorphous silicon film on a base includes a processing chamber that accommodates an object to be processed having the base where the amorphous silicon film is formed, a processing gas supply mechanism that supplies a gas used for a process into the processing chamber, a heating device that heats the object to be processed accommodated in the processing chamber, an exhauster that evacuates an inside of the processing chamber, and a controller that controls the processing gas supply mechanism, the heating device, and the exhauster, wherein the controller controls the apparatus such that the adsorbing of the aminosilane, the forming of the amorphous silicon film, and the etching of the amorphous silicon film of the method of the above aspect are sequentially performed.
- FIG. 1 is a flowchart showing an example of a sequence of an amorphous silicon film-forming method, according to an embodiment of the present invention
- FIGS. 2A through 2E are cross-sectional views schematically showing states of a sample in the sequence of the method of FIG. 1 ;
- FIG. 3 is a graph showing a relationship between a deposition time and a film thickness of an amorphous silicon film
- FIG. 4 is an enlarged view of the portion A of FIG. 3 indicated by broken line;
- FIG. 5 is a graph showing a relationship between a film thickness of an amorphous silicon film and a mean line roughness Ra of a surface of the amorphous silicon film;
- FIGS. 6A and 6B are photographs showing secondary electron images of a surface and cross-section of an amorphous silicon film
- FIGS. 7A and 7B are photographs showing secondary electron images of a surface and cross-section of an amorphous silicon film
- FIG. 8 is a flowchart showing an example of a sequence of an amorphous silicon film-forming method, according to another embodiment of the present invention.
- FIGS. 9A through 9F are cross-sectional views schematically showing states of a sample in the sequence of the method of FIG. 8 ;
- FIGS. 10A and 10B are photographs showing secondary electron images of a surface and cross-section of an amorphous silicon film.
- FIG. 11 is a cross-sectional view schematically showing an example of a film-forming apparatus capable of executing the methods according to the embodiments of the present invention.
- a surface roughness of an amorphous silicon film may be related to an incubation time of the amorphous silicon film.
- the assumption is that as the incubation time increases, a size of a nucleus easily is irregular, thereby affecting precision of a surface roughness of amorphous silicon that is deposited after generation of the nucleus.
- the inventors of the present application first succeeded in reducing an incubation time of an amorphous silicon film, and as a result, succeeded in further improving precision of a surface roughness of the amorphous silicon film.
- amorphous silicon not only denotes amorphous silicon, but also includes all of amorphous silicon, nano crystalline silicon in which amorphous and nano sized crystal grains are gathered and capable of achieving precision of a surface roughness described in the present specification, and silicon in which the amorphous silicon and the nano crystalline silicon are mixed.
- FIG. 1 is a flowchart showing an example of a sequence of an amorphous silicon film-forming method, according to an embodiment of the present invention
- FIGS. 2 A through 2 E are cross-sectional views schematically showing states of a sample in the sequence of the method of FIG. 1 .
- a sample (refer to FIG. 2A ) where a base 2 having a thickness of about 100 nm is formed on a semiconductor substrate shown in FIG. 2A , for example, a silicon substrate 1 , is carried into a processing chamber of a film-forming apparatus.
- An example of the base 2 includes a silicon oxide film.
- the base 2 is not limited to a silicon oxide film, and may be a silicon nitride film or a silicon oxynitride film.
- a seed layer 3 is formed on a surface of the base 2 .
- the base 2 is heated and an amino silane-based gas is flowed on the surface of the heated base 2 , thereby forming the seed layer 3 on the surface of the base 2 (process 1).
- amino silane-based gas examples include butyl aminosilane (BAS), bistertiary butyl aminosilane (BTBAS), dimethyl aminosilane (DMAS), bisdimethyl aminosilane (BDMAS), tridimethyl aminosilane (TDMAS), diethyl aminosilane (DEAS), bisdiethyl aminosilane (BDEAS), dipropyl aminosilane (DPAS), diisopropyl aminosilane (DIPAS), or the like.
- BAS butyl aminosilane
- BBAS bistertiary butyl aminosilane
- DMAS dimethyl aminosilane
- BDMAS bisdimethyl aminosilane
- TDMAS tridimethyl aminosilane
- DEAS diethyl aminosilane
- BDEAS bisdiethyl aminosilane
- DPAS dipropyl aminosilane
- DIPAS diisopropyl aminosilane
- process conditions in process 1 is as follows.
- Process 1 will now be referred to as preflow herein.
- an amorphous silicon film 4 is formed on the seed layer 3 .
- the amorphous silicon film 4 is formed on the seed layer 3 by heating the base 2 , supplying a silane-based gas containing no amino group to the seed layer 3 on the surface of the heated base 2 , and thermally decomposing the silane-based gas containing no amino group (process 2).
- Examples of the silane-based gas containing no amino group may include gases including at least one of SiH 4 , Si 2 H 6 , a silicon hydride that may be expressed as Si m H 2m+2 (where “m” is a natural number equal to or greater than 3), and a silicon hydride that may be expressed as Si n H 2n (wherein “n” is a natural number equal to or greater than 3).
- SiH 4 monosilane
- process conditions in process 2 is as follows.
- FIG. 3 is a graph showing a relationship between a deposition time and a film thickness of the amorphous silicon film 4 .
- the base 2 was a silicon oxide (SiO 2 ) film.
- the film thickness of the amorphous silicon film 4 were measured in three cases, i.e., the case where the deposition time is 30 minutes, the case where the deposition time is 45 minutes, and the case where the deposition time is 60 minutes.
- a line I indicates the case with preflow
- a line II indicates the case without preflow.
- the lines I and II are straight indicating the three measured film thicknesses that are linearly approximated by using the least squares method, and equations thereof are as follows:
- the thickness of the amorphous silicon film 4 tends to increase in the case with preflow.
- FIG. 5 is a graph showing a mean line roughness (surface roughness) Ra of a surface of the amorphous silicon film 4 , which is measured by using an atomic force microscope (AFM).
- AFM atomic force microscope
- the mean line roughness (surface roughness) Ra was improved to 0.101 nm from 0.157 nm in the case with preflow, compared to the case without preflow.
- the incubation time is reduced from about 2.0 minutes to about 1.2 minutes. Also, by reducing the incubation time, precision of the surface roughness of the amorphous silicon film 4 is improved, and thus the amorphous silicon film 4 having a more even surface may be obtained.
- the amorphous silicon film 4 is grown in an island shape, i.e., so-called nucleus growth occurs ( FIG. 2C ).
- the film thickness is increased, the growth of the amorphous silicon film 4 is changed from the nucleus growth to a layer growth ( FIG. 2D ).
- the amorphous silicon film 4 is formed by using the monosilane on the seed layer 3 , the nucleus growth occurs until a film thickness t is about 8 nm, and is changed to the layer growth when the film thickness t exceeds 8 nm.
- the amorphous silicon film 4 is formed with thickness for layer growth.
- the film thickness of the amorphous silicon film 4 formed with thickness for layer growth is decreased.
- the amorphous silicon film 4 formed with thickness for layer growth is dry-etched, for example, for 10 minutes by using a Cl 2 gas.
- An N 2 gas may be simultaneously flowed as a dilution gas. Accordingly, the amorphous silicon film 4 having a thin film thickness may be obtained (process 3).
- Processing time is adjusted to control the film thickness of the amorphous silicon film 4 .
- FIG. 6A is a scanning electron microscopic (SEM) image of the amorphous silicon film 4 having a film thickness of 9.6 nm after being etched by using the Cl 2 gas (after process 3), and FIG. 6B is an SEM image to check existence of a pinhole generated in the amorphous silicon film 4 after etching the amorphous silicon film 4 having a film thickness of 9.6 nm by using a diluted hydrofluoric acid.
- SEM scanning electron microscopic
- FIG. 7A is an SEM image of the amorphous silicon film 4 having a film thickness of 8.0 nm
- FIG. 7B is an SEM image to check existence of a pinhole generated in the amorphous silicon film 4 after etching the amorphous silicon film 4 having a film thickness of 8.0 nm by using a diluted hydrofluoric acid.
- the amorphous silicon film 4 having a thin film thickness may be formed.
- preflow is performed on the base 2 by using the amino silane-based gas to form the seed layer 3 before forming the amorphous silicon film 4 , and thus precision of a surface roughness is improved.
- the method of forming an amorphous silicon film having a more even surface and capable of being further thinned may be obtained.
- FIG. 8 is a flowchart showing an example of a sequence of an amorphous silicon film-forming method, according to another embodiment of the present invention
- FIGS. 9A through 9F are cross-sectional views schematically showing states of a sample in the sequence of the method of FIG. 8 .
- the method of FIG. 8 is different from the method of FIG. 1 in that the method of FIG. 8 includes a process of strengthening the seed layer 3 (process 4) between processes 1 and 2.
- the seed layer 3 enables the monosilane to be easily adsorbed by uniformly generating nucleuses of silicon on a surface of a base where the amorphous silicon film 4 is formed, in the present embodiment, the base 2 , for example, a silicon oxide film.
- the nucleuses of silicon of the seed layer 3 may be uniformly scattered in island shapes, and a flat size of the nucleuses may be very small.
- the flat size of the nucleuses is increased and an area occupied by the nucleuses on the surface of the base 2 is increased such that the island shape of the seed layer 3 infinitely approaches a single layer constituting a flat surface, or the nucleus growth of the amorphous silicon film 4 eventually approaches the layer growth by using the seed layer 3 as a single layer constituting a flat surface, it is possible to thinly form the layer grown amorphous silicon film 4 on the seed layer 3 .
- the seed layer 3 is strengthened before forming the amorphous silicon film 4 .
- the flat size of the nucleuses of the silicon is increased in the seed layer 3 and the area occupied by the nucleuses on the surface of the base 2 is increased.
- silicon is thinly adsorbed on the surface of the seed layer 3 by using silane of a higher order than the monosilane ( FIG. 9C ).
- the base 2 on which the seed layer 3 is formed is heated, and a silane gas of a higher order than the monosilane, a disilane (Si 2 H 6 ) gas in the present embodiment, is supplied.
- process conditions in process 4 is as follows.
- the seed layer 3 is strengthened by supplying the disilane gas before supplying the monosilane, and thus the film thickness t of the layer grown amorphous silicon film 4 is further decreased as shown in FIGS. 9D and 9E .
- the film thickness of the layer grown amorphous silicon film 4 is decreased by etching the amorphous silicon film 4 in the same manner as in the previous embodiment.
- the amorphous silicon film 4 may be further thinly formed in the present embodiment, like in the previous embodiment.
- FIG. 10A is an SEM image of the amorphous silicon film 4 having a film thickness of 2.8 nm formed according to the present embodiment
- FIG. 10B is an SEM image to check existence of a pinhole generated in the amorphous silicon film 4 after etching the amorphous silicon film 4 by using a diluted hydrofluoric acid.
- the amorphous silicon film 4 having a film thickness of 2.8 nm according to the present embodiment does not generate a pinhole.
- the amorphous silicon film 4 formed with thickness for layer growth may have a thin film thickness of up to 2.8 nm.
- the film thickness t of the layer grown amorphous silicon film 4 may be thinner and thus an etching time of the amorphous silicon film 4 may be reduced, compared to, for example, the previous embodiment.
- FIG. 11 is a cross-sectional view schematically showing an example of a film-forming apparatus capable of executing the methods according to the above embodiments.
- the film-forming apparatus 100 includes a processing chamber 101 having a shape of a bottom-open cylinder with a ceiling.
- the entire processing chamber 101 is formed of quartz, for example.
- a quartz ceiling plate 102 is provided on the ceiling of the processing chamber 101 .
- a manifold 103 which is molded of a stainless steel, for example, and has a cylindrical shape, is connected to a bottom opening of the processing chamber 101 via a sealing member 104 , such as an O-ring.
- the manifold 103 supports the bottom of the processing chamber 101 .
- a quartz wafer boat 105 on which a plurality of, for example, 50 to 100, semiconductor substrates (the silicon substrates 1 in the present embodiment) as objects to be processed can be held in multiple layers, may be inserted from below the manifold 103 into the processing chamber 101 . Accordingly, an object to be processed, e.g., a semiconductor substrate (the silicon substrate 1 on which a SiO 2 film is formed as a base in advance in the present embodiment), is accommodated in the processing chamber 101 .
- the wafer boat 105 has a plurality of pillars 106 , and a plurality of the silicon substrates 1 are supported by grooves provided on the pillars 106 .
- the wafer boat 105 is placed on a table 108 via a quartz thermos vessel 107 .
- the table 108 is supported by a rotation shaft 110 , which penetrates, for example, a stainless steel cover unit 109 for opening and closing the bottom opening of the manifold 103 .
- a magnetic fluid seal 111 for example, is provided on a portion of the rotation shaft 110 penetrating the cover unit 109 so as to tightly seal the rotation shaft 110 and to rotatably support the rotation shaft 110 .
- a sealing member 112 e.g., an O-ring, is installed between the peripheral portion of the cover unit 109 and the bottom of the manifold 103 . Accordingly, sealing of the processing chamber 101 is held.
- the rotation shaft 110 is attached to the leading end of an arm 113 supported by an elevating mechanism (not shown), such as a boat elevator, or the like. Therefore, the wafer boat 105 , the cover unit 109 , and the like are elevated together and are inserted to and pulled out from the processing chamber 101 .
- an elevating mechanism such as a boat elevator, or the like. Therefore, the wafer boat 105 , the cover unit 109 , and the like are elevated together and are inserted to and pulled out from the processing chamber 101 .
- the film-forming apparatus 100 includes a processing gas supply mechanism 114 that supplies a gas used for a process into the processing chamber 101 .
- the processing gas supply mechanism 114 includes an amino silane-based gas supply source 117 , a source 118 for supplying a silane-based gas containing no amino group, and an etching gas supply source 119 .
- An inert gas supply mechanism 115 includes an inert gas supply source 120 .
- An inert gas is used as a purge gas, or the like.
- An example of the inert gas includes a nitrogen (N 2 ) gas.
- the amino silane-based gas supply source 117 is connected to a distribution nozzle 123 a via a flow rate controller 121 a and an opening/closing valve 122 a.
- the distribution nozzle 123 a is a quartz pipe and penetrates a sidewall of the manifold 103 inwardly, is bent upward and vertically extended.
- a plurality of gas discharge holes 124 are provided apart from each other at intervals of a predetermined distance in the vertically extending portion of the distribution nozzle 123 a.
- the amino silane-based gas is approximately uniformly discharged toward the inside of the processing chamber 101 in a horizontal direction from each gas discharge hole 124 .
- the source 118 for supplying a silane-based gas containing no amino group is connected to a distribution nozzle 123 b via a flow rate controller 121 b and an opening/closing valve 122 b.
- the distribution nozzle 123 b is a quartz pipe and penetrates a sidewall of the manifold 103 inwardly, is bent upward and vertically extended.
- the plurality of gas discharge holes 124 are provided apart from each other at intervals of a predetermined distance in the vertically extending portion of the distribution nozzle 123 b.
- the silane-based gas containing no amino group is approximately uniformly discharged toward the inside of the processing chamber 101 in a horizontal direction from each gas discharge hole 124 .
- the source 118 for supplying silane-based gas containing no amino group may include, for example, only a monosilane gas supply source.
- the source 118 for supplying silane-based gas containing no amino group may include, for example, a monosilane gas supply source and a disilane gas supply source.
- the etching gas supply source 119 supplies an etching gas for thinning an amorphous silicon film.
- an example of the etching gas includes a Cl 2 gas.
- Other examples of the etching gas include an F 2 gas and a ClF 3 .
- the etching gas supply source 119 is connected to a distribution nozzle 123 c via a flow rate controller 121 c and an opening/shutting valve 122 c.
- the distribution nozzle 123 c is identical to the distribution nozzles 123 a and 123 b, and is a quartz pipe and penetrates a sidewall of the manifold 103 inwardly, is bent upward and vertically extended. Also, although not shown in FIG.
- the plurality of gas discharge holes 124 are provided apart from each other at intervals of a predetermined distance in the vertically extending portion of the distribution nozzle 123 c , like the distribution nozzles 123 a and 123 b. Accordingly, the etching gas is approximately uniformly discharged toward the inside of the processing chamber 101 in a horizontal direction from each gas discharge hole 124 , not shown in FIG. 11 .
- the inert gas supply source 120 is connected to a gas introduction port 128 inwardly penetrating the side wall of the manifold 103 via a flow rate controller 121 d and an opening/closing valve 122 d.
- An exhaust port 129 for evacuating the inside of the processing chamber 101 is provided on a portion of the processing chamber 101 , the portion opposite to the distribution nozzles 123 a through 123 c.
- the exhaust port 129 is provided to be long and narrow by vertically cutting the sidewall of the processing chamber 101 .
- An exhaust port cover member 130 having a ⁇ -shaped cross-section to cover the exhaust port 129 is weld-attached to a portion of the processing chamber 101 corresponding to the exhaust port 129 .
- the exhaust port cover member 130 is extended upward along the sidewall of the processing chamber 101 , so that a gas outlet 131 is defined on the top of the processing chamber 101 .
- An exhauster 132 including a vacuum pump or the like is connected to the gas outlet 131 .
- the exhauster 132 evacuates the inside of the processing chamber 101 so as to exhaust a processing gas used for a process, and sets a pressure inside the processing chamber 101 to be a processing pressure according to a process.
- a barrel-shaped heating device 133 is provided on an outer circumference of the processing chamber 101 .
- the heating device 133 activates a gas supplied into the processing chamber 101 and heats objects to be processed accommodated in the processing chamber 101 , for example, the semiconductor substrates (the silicon substrates 1 in the present embodiment).
- a controller 150 which includes, for example, a microprocessor (computer), controls each component of the film-forming apparatus 100 .
- a user interface 151 such as a keyboard by which an operator performs command input and the like to manage the film-forming apparatus 100 , a display to visually display an operational status of the film-forming apparatus 100 , or the like, is connected to the controller 150 .
- a memory unit 152 is connected to the controller 150 .
- the memory unit 152 stores a control program for accomplishing various processes executed in the film-forming apparatus 100 under the control of the controller 150 , or a program, that is, a recipe, for instructing each component of the film-forming apparatus 100 to execute a process according to process conditions.
- the recipe is stored in a storage medium in the memory unit 152 , for example.
- the storage medium may be a hard disk or a semiconductor memory, or may be a portable type medium such as a CD-ROM, a DVD, a flash memory, or the like.
- the recipe may be suitably transmitted from another device, for example, via a dedicated line. If required, processes desired by the film-forming apparatus 100 are performed under the control of the controller 150 by invoking a recipe from the memory unit 152 according to instructions or the like from the user interface 151 and performing a process based on the recipe in the controller 150 .
- processes according to processes 1 through 3 of the method of FIG. 1 or processes 1, 4, 2, and 3 of the method of FIG. 8 are sequentially performed by the film-forming apparatus 100 under the control of the controller 150 .
- the method of FIG. 1 or 8 may be executed by using the film-forming apparatus 100 of FIG. 11 .
- an advantage of the film-forming apparatus 100 shown in FIG. 11 is that the forming of the amorphous silicon film 4 and the Cl 2 etching after forming the amorphous silicon film 4 are continuously performed in the same processing chamber 101 (furnace).
- a silicon oxide film (natural oxide film) is formed on the surface of the amorphous silicon film 4 .
- the Cl 2 gas is unable to etch the silicon oxide film. Even if the silicon oxide film is etched by the Cl 2 gas, the etching is performed via a pinhole of the silicon oxide film (natural oxide film), and thus the amorphous silicon film 4 is not uniformly etched.
- the amorphous silicon film 4 is uniformly etched without being affected by the silicon oxide film (natural oxide film) since the amorphous silicon film 4 can be continuously dry etched by the Cl 2 gas without carrying out the silicon substrate 1 from the processing chamber 101 .
- the film-forming apparatus 100 of FIG. 11 since the forming of the seed layer 3 and the forming of the amorphous silicon film 4 are performed, precision of a surface roughness is high, and a homogeneous amorphous silicon film 4 may be obtained. Moreover, since the Cl 2 etching can be continuously performed on the homogeneous amorphous silicon film 4 in situ, the amorphous silicon film 4 may be obtained further thinned.
- Improvement of a surface roughness of an amorphous silicon film which is an advantage of the present invention, is obtained by forming the amorphous silicon film 4 by preflowing the surface of the base 2 by using the amino silane-based gas, forming the seed layer 3 on the surface of the base 2 , and then supplying and thermally decomposing the silane-based gas containing no amino group on the seed layer 3 .
- the process conditions are not limited to those described above, and may vary according to a size of the silicon substrates 1 , a capacity change of a processing chamber, or the like, within a range in which the advantage is not lost.
- a monovalent amino silane-based gas for example, a diisopropyl amino silane (DIPAS) gas may be used as the amino silane-based gas.
- DIPAS diisopropyl amino silane
- amino silane may be, for example, adsorbed on the base 2 instead of being decomposed.
- DIPAS is thermally decomposed at a temperature equal to or greater than 450° C.
- impurities such as carbon (C) and nitrogen (N)
- C carbon
- N nitrogen
- the so-called higher-order silane such as the silicon hydride that may be expressed as Si m H 2m+2 (where, “m” is a natural number equal to or greater than 3) or the silicon hydride that may be expressed as Si n H 2n (where “n” is a natural number equal to or greater than 3), is used as the silane-based gas containing no amino group.
- the silicon hydride that may be expressed as Si m H 2m+2 may be selected from at least one of trisilane (Si 3 H 8 ), tetrasilane (Si 4 H 10 ), pentasilane (Si 5 H 12 ), hexasilane (Si 6 H 14 ), and heptasilane(Si 7 H 16 ).
- the silicon hydride that may be expressed as Si n H 2n may be selected from at least one of cyclotrisilane (Si 3 H 6 ), cyclotetrasilane (Si 4 H 8 ), cyclopentasilane (Si 5 H 10 ), cyclohexasilane (Si 6 H 12 ), and cycloheptasilane (Si 7 H 14 ).
- the silane-based gas containing no amino group may be monosilane (SiH 4 ) or disilane (Si 2 H 6 ), which is easily thermally decomposed near a temperature where the amino silane-based gas is thermally decomposed.
- the methods of the above embodiments are used during manufacturing processes of a semiconductor device.
- the method and apparatus for forming an amorphous silicon film having a more even surface and capable of being further thinned can be provided.
Abstract
Description
- This application is a divisional application of prior U.S. application Ser. No. 13/552,719, filed on Jul. 19, 2012, which claims the benefit of Japanese Patent Application No. 2011-161196, filed on Jul. 22, 2011, in the Japan Patent Office, the contents of which are incorporated herein in its entirety by reference.
- 1. Field of the Invention
- The present invention relates to a method and apparatus for forming an amorphous silicon film.
- 2. Description of the Related Art
- An amorphous silicon film is used for embedding of a contact hole or line of a semiconductor integrated circuit apparatus, etc. A method of forming an amorphous silicon is disclosed in, for example,
Patent References Patent Reference 2 discloses a method of obtaining a conductive layer having an even surface by decomposing disilane at 400 to 500° C. - Recently, accompanying high integration of a semiconductor integrated circuit apparatus is miniaturization of a contact hole or line.
- In order to embed a miniaturized contact hole or line, it is essential to further thin an amorphous silicon film.
- Disilane is a film-forming material that is easily thinned, but it is difficult to obtain satisfactory step coverage in an amorphous silicon film formed by using disilane. In this regard, it is easy to obtain satisfactory step coverage from silane, compared to disilane, but silane requires a long incubation time, and thus is a film-forming material that is difficult to be thinned.
- Furthermore, it is important to form an amorphous silicon film having an even surface, along with a thin thickness, because if a contact hole or line is embedded with an amorphous silicon film having an uneven surface, a void may be generated.
- 3. Prior Art Reference
- (Patent Reference 1) Japanese Laid-Open Patent Publication No. sho 63-29954
- (Patent Reference 2) Japanese Laid-Open Patent Publication No. hei 1-217956
- The present invention provides a method and apparatus for forming an amorphous silicon film having an even surface and capable of being further thinned.
- According to an aspect of the present invention, there is provided a method of forming an amorphous silicon film on a base, the method includes adsorbing an aminosilane onto the base by heating the base and supplying an amino silane-based gas to the heated base, forming the amorphous silicon film on the base onto which the aminosilane is adsorbed by heating the base and supplying a silane-based gas containing no amino group on the heated base onto which the aminosilane is adsorbed, and etching the amorphous silicon film to decrease a film thickness of the amorphous silicon film, wherein the amino silane-based gas is selected from gases comprising at least one of diisopropyl aminosilane (DIPAS), tridimethyl aminosilane (TDMAS), and bisdiethyl aminosilane (BDEAS).
- According to another aspect of the present invention, there is provided an apparatus for forming an amorphous silicon film on a base, the apparatus includes a processing chamber that accommodates an object to be processed having the base where the amorphous silicon film is formed, a processing gas supply mechanism that supplies a gas used for a process into the processing chamber, a heating device that heats the object to be processed accommodated in the processing chamber, an exhauster that evacuates an inside of the processing chamber, and a controller that controls the processing gas supply mechanism, the heating device, and the exhauster, wherein the controller controls the apparatus such that the adsorbing of the aminosilane, the forming of the amorphous silicon film, and the etching of the amorphous silicon film of the method of the above aspect are sequentially performed.
- Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention.
- The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out hereinafter.
- The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the invention, and together with the general description given above and the detailed description of the embodiments given below, serve to explain the principles of the invention.
-
FIG. 1 is a flowchart showing an example of a sequence of an amorphous silicon film-forming method, according to an embodiment of the present invention; -
FIGS. 2A through 2E are cross-sectional views schematically showing states of a sample in the sequence of the method ofFIG. 1 ; -
FIG. 3 is a graph showing a relationship between a deposition time and a film thickness of an amorphous silicon film; -
FIG. 4 is an enlarged view of the portion A ofFIG. 3 indicated by broken line; -
FIG. 5 is a graph showing a relationship between a film thickness of an amorphous silicon film and a mean line roughness Ra of a surface of the amorphous silicon film; -
FIGS. 6A and 6B are photographs showing secondary electron images of a surface and cross-section of an amorphous silicon film; -
FIGS. 7A and 7B are photographs showing secondary electron images of a surface and cross-section of an amorphous silicon film; -
FIG. 8 is a flowchart showing an example of a sequence of an amorphous silicon film-forming method, according to another embodiment of the present invention; -
FIGS. 9A through 9F are cross-sectional views schematically showing states of a sample in the sequence of the method ofFIG. 8 ; -
FIGS. 10A and 10B are photographs showing secondary electron images of a surface and cross-section of an amorphous silicon film; and -
FIG. 11 is a cross-sectional view schematically showing an example of a film-forming apparatus capable of executing the methods according to the embodiments of the present invention. - An embodiment of the present invention achieved on the basis of the findings given above will now be described with reference to the accompanying drawings. In the following description, the constituent elements having substantially the same function and arrangement are denoted by the same reference numerals, and a repetitive description will be made only when necessary.
- The inventors of the present application assumed that a surface roughness of an amorphous silicon film may be related to an incubation time of the amorphous silicon film. The assumption is that as the incubation time increases, a size of a nucleus easily is irregular, thereby affecting precision of a surface roughness of amorphous silicon that is deposited after generation of the nucleus.
- However, a method of reducing an incubation time of an amorphous silicon film is not known.
- In this regard, the inventors of the present application first succeeded in reducing an incubation time of an amorphous silicon film, and as a result, succeeded in further improving precision of a surface roughness of the amorphous silicon film.
- Hereinafter, the present invention will be described in detail by explaining exemplary embodiments of the invention with reference to the attached drawings. Like reference numerals in the drawings denote like elements.
- Also, in the present specification, amorphous silicon not only denotes amorphous silicon, but also includes all of amorphous silicon, nano crystalline silicon in which amorphous and nano sized crystal grains are gathered and capable of achieving precision of a surface roughness described in the present specification, and silicon in which the amorphous silicon and the nano crystalline silicon are mixed.
-
FIG. 1 is a flowchart showing an example of a sequence of an amorphous silicon film-forming method, according to an embodiment of the present invention, and FIGS. 2A through 2E are cross-sectional views schematically showing states of a sample in the sequence of the method ofFIG. 1 . - First, a sample (refer to
FIG. 2A ) where abase 2 having a thickness of about 100 nm is formed on a semiconductor substrate shown inFIG. 2A , for example, asilicon substrate 1, is carried into a processing chamber of a film-forming apparatus. An example of thebase 2 includes a silicon oxide film. However, thebase 2 is not limited to a silicon oxide film, and may be a silicon nitride film or a silicon oxynitride film. - Next, as shown in
FIGS. 1 and 2B , aseed layer 3 is formed on a surface of thebase 2. In the present embodiment, thebase 2 is heated and an amino silane-based gas is flowed on the surface of theheated base 2, thereby forming theseed layer 3 on the surface of the base 2 (process 1). - Examples of the amino silane-based gas include butyl aminosilane (BAS), bistertiary butyl aminosilane (BTBAS), dimethyl aminosilane (DMAS), bisdimethyl aminosilane (BDMAS), tridimethyl aminosilane (TDMAS), diethyl aminosilane (DEAS), bisdiethyl aminosilane (BDEAS), dipropyl aminosilane (DPAS), diisopropyl aminosilane (DIPAS), or the like. In the present embodiment, DIPAS is used.
- An example of process conditions in
process 1 is as follows. - DIPAS flow rate: 500 sccm
- processing time: 5 minutes
- processing temperature: 400° C.
- processing pressure: 53.2 Pa (0.4 Torr)
-
Process 1 will now be referred to as preflow herein. - Next, as shown in
FIGS. 1 and 2C through 2D, anamorphous silicon film 4 is formed on theseed layer 3. - In the present embodiment, the
amorphous silicon film 4 is formed on theseed layer 3 by heating thebase 2, supplying a silane-based gas containing no amino group to theseed layer 3 on the surface of theheated base 2, and thermally decomposing the silane-based gas containing no amino group (process 2). - Examples of the silane-based gas containing no amino group may include gases including at least one of SiH4, Si2H6, a silicon hydride that may be expressed as SimH2m+2 (where “m” is a natural number equal to or greater than 3), and a silicon hydride that may be expressed as SinH2n (wherein “n” is a natural number equal to or greater than 3). In the present embodiment, SiH4 (monosilane) is used.
- An example of process conditions in
process 2 is as follows. - SiH4 flow rate: 500 sccm
- processing time: 30 minutes
- processing temperature: 500° C.
- processing pressure: 53.2 Pa (0.4 Torr)
- Here,
FIG. 3 is a graph showing a relationship between a deposition time and a film thickness of theamorphous silicon film 4. InFIG. 3 , thebase 2 was a silicon oxide (SiO2) film. The film thickness of theamorphous silicon film 4 were measured in three cases, i.e., the case where the deposition time is 30 minutes, the case where the deposition time is 45 minutes, and the case where the deposition time is 60 minutes. - In
FIG. 3 , a line I indicates the case with preflow, whereas a line II indicates the case without preflow. The lines I and II are straight indicating the three measured film thicknesses that are linearly approximated by using the least squares method, and equations thereof are as follows: -
Line I: y=17.572x−20.855 (1) -
Line II: y=17.605x−34.929 (2) - As shown in
FIG. 3 , it is clear that, compared to the case without preflow, the thickness of theamorphous silicon film 4 tends to increase in the case with preflow. -
FIG. 4 shows an intersection point between the lines I and II and a deposition time in the case where a condition y=0 is given to the equations (1) and (2), that is, in the case where the thickness of an amorphous silicon film is “0”. Furthermore,FIG. 4 is an enlarged view of portion A ofFIG. 3 indicated by the broken line. - As shown in
FIG. 4 , when thebase 2 is a silicon oxide film formed with preflow, deposition of theamorphous silicon film 4 begins in about 1.2 minutes (x≈1.189) after a process initiation. On the contrary, when thebase 2 is a silicon oxide film formed without preflow, the deposition of theamorphous silicon film 4 begins in about 2.0 minutes (x≈1.984) after a process initiation. -
FIG. 5 is a graph showing a mean line roughness (surface roughness) Ra of a surface of theamorphous silicon film 4, which is measured by using an atomic force microscope (AFM). In results shown inFIG. 5 , a scan size of the AFM is set to 1 μm and a scan rate of the AFM is set to 1.993 Hz. - As shown in
FIG. 5 , the mean line roughness (surface roughness) Ra was improved to 0.101 nm from 0.157 nm in the case with preflow, compared to the case without preflow. - As such, by preflowing the amino silane-based gas on the
base 2, the incubation time is reduced from about 2.0 minutes to about 1.2 minutes. Also, by reducing the incubation time, precision of the surface roughness of theamorphous silicon film 4 is improved, and thus theamorphous silicon film 4 having a more even surface may be obtained. - Also, during an initial film-forming process, the
amorphous silicon film 4 is grown in an island shape, i.e., so-called nucleus growth occurs (FIG. 2C ). When the film thickness is increased, the growth of theamorphous silicon film 4 is changed from the nucleus growth to a layer growth (FIG. 2D ). - When the
amorphous silicon film 4 is formed by using the monosilane on theseed layer 3, the nucleus growth occurs until a film thickness t is about 8 nm, and is changed to the layer growth when the film thickness t exceeds 8 nm. In the present embodiment, theamorphous silicon film 4 is formed with thickness for layer growth. - Next, as shown in
FIGS. 1 and 2E , the film thickness of theamorphous silicon film 4 formed with thickness for layer growth is decreased. In the present embodiment, theamorphous silicon film 4 formed with thickness for layer growth is dry-etched, for example, for 10 minutes by using a Cl2 gas. An N2 gas may be simultaneously flowed as a dilution gas. Accordingly, theamorphous silicon film 4 having a thin film thickness may be obtained (process 3). - An example of process conditions of
process 3 is as follows. - Cl2/N2 flow rate: 300/500 sccm
- processing temperature: 300° C.
- processing pressure: 39.9 to 66.5 Pa (0.3 to 0.5 Torr)
- processing time: Processing time is adjusted to control the film thickness of the
amorphous silicon film 4. -
FIG. 6A is a scanning electron microscopic (SEM) image of theamorphous silicon film 4 having a film thickness of 9.6 nm after being etched by using the Cl2 gas (after process 3), andFIG. 6B is an SEM image to check existence of a pinhole generated in theamorphous silicon film 4 after etching theamorphous silicon film 4 having a film thickness of 9.6 nm by using a diluted hydrofluoric acid. - Similarly,
FIG. 7A is an SEM image of theamorphous silicon film 4 having a film thickness of 8.0 nm, andFIG. 7B is an SEM image to check existence of a pinhole generated in theamorphous silicon film 4 after etching theamorphous silicon film 4 having a film thickness of 8.0 nm by using a diluted hydrofluoric acid. - As shown in
FIGS. 6A through 7B , in the case where theamorphous silicon film 4 does not reach thickness for layer growth, a pinhole is generated if theamorphous silicon film 4 is etched (refer toFIG. 7B ). - On the contrary, in the case where the
amorphous silicon film 4 is formed with thickness for layer growth, a pinhole is not generated if theamorphous silicon film 4 is etched (FIG. 6B ). - As such, by forming the
amorphous silicon film 4 with thickness for layer growth and etching theamorphous silicon film 4 formed with thickness for layer growth, theamorphous silicon film 4 having a thin film thickness may be formed. - Furthermore, in the present embodiment, preflow is performed on the
base 2 by using the amino silane-based gas to form theseed layer 3 before forming theamorphous silicon film 4, and thus precision of a surface roughness is improved. - Accordingly, in the present embodiment, the method of forming an amorphous silicon film having a more even surface and capable of being further thinned may be obtained.
-
FIG. 8 is a flowchart showing an example of a sequence of an amorphous silicon film-forming method, according to another embodiment of the present invention, andFIGS. 9A through 9F are cross-sectional views schematically showing states of a sample in the sequence of the method ofFIG. 8 . - As shown in
FIG. 8 , the method ofFIG. 8 is different from the method ofFIG. 1 in that the method ofFIG. 8 includes a process of strengthening the seed layer 3 (process 4) betweenprocesses - The
seed layer 3 enables the monosilane to be easily adsorbed by uniformly generating nucleuses of silicon on a surface of a base where theamorphous silicon film 4 is formed, in the present embodiment, thebase 2, for example, a silicon oxide film. In a micro point of view, the nucleuses of silicon of theseed layer 3 may be uniformly scattered in island shapes, and a flat size of the nucleuses may be very small. In this regard, when the flat size of the nucleuses is increased and an area occupied by the nucleuses on the surface of thebase 2 is increased such that the island shape of theseed layer 3 infinitely approaches a single layer constituting a flat surface, or the nucleus growth of theamorphous silicon film 4 eventually approaches the layer growth by using theseed layer 3 as a single layer constituting a flat surface, it is possible to thinly form the layer grownamorphous silicon film 4 on theseed layer 3. - Accordingly, in the present embodiment, the
seed layer 3 is strengthened before forming theamorphous silicon film 4. According to a detailed example of strengthening theseed layer 3, the flat size of the nucleuses of the silicon is increased in theseed layer 3 and the area occupied by the nucleuses on the surface of thebase 2 is increased. In detail, before forming theamorphous silicon film 4 by using the monosilane, silicon is thinly adsorbed on the surface of theseed layer 3 by using silane of a higher order than the monosilane (FIG. 9C ). In more detail, thebase 2 on which theseed layer 3 is formed is heated, and a silane gas of a higher order than the monosilane, a disilane (Si2H6) gas in the present embodiment, is supplied. - An example of process conditions in
process 4 is as follows. - Disilane flow rate: 120 sccm
- processing time: 30 minutes
- processing temperature: 400° C.
- processing pressure: 39.9 Pa (0.3 Torr)
- As such, the
seed layer 3 is strengthened by supplying the disilane gas before supplying the monosilane, and thus the film thickness t of the layer grownamorphous silicon film 4 is further decreased as shown inFIGS. 9D and 9E . - Next, the film thickness of the layer grown
amorphous silicon film 4 is decreased by etching theamorphous silicon film 4 in the same manner as in the previous embodiment. - Accordingly, the
amorphous silicon film 4 may be further thinly formed in the present embodiment, like in the previous embodiment. -
FIG. 10A is an SEM image of theamorphous silicon film 4 having a film thickness of 2.8 nm formed according to the present embodiment, andFIG. 10B is an SEM image to check existence of a pinhole generated in theamorphous silicon film 4 after etching theamorphous silicon film 4 by using a diluted hydrofluoric acid. As shown inFIG. 10B , theamorphous silicon film 4 having a film thickness of 2.8 nm according to the present embodiment does not generate a pinhole. - Accordingly, as shown in
FIGS. 10A and 10B , in the present embodiment, theamorphous silicon film 4 formed with thickness for layer growth may have a thin film thickness of up to 2.8 nm. - As such, according to the present embodiment, the film thickness t of the layer grown
amorphous silicon film 4 may be thinner and thus an etching time of theamorphous silicon film 4 may be reduced, compared to, for example, the previous embodiment. - Next, an example of a film-forming system capable of executing the method of forming an amorphous silicon film according to one of the above embodiments will now be described.
-
FIG. 11 is a cross-sectional view schematically showing an example of a film-forming apparatus capable of executing the methods according to the above embodiments. - As shown in
FIG. 11 , the film-formingapparatus 100 includes aprocessing chamber 101 having a shape of a bottom-open cylinder with a ceiling. Theentire processing chamber 101 is formed of quartz, for example. Aquartz ceiling plate 102 is provided on the ceiling of theprocessing chamber 101. A manifold 103, which is molded of a stainless steel, for example, and has a cylindrical shape, is connected to a bottom opening of theprocessing chamber 101 via a sealingmember 104, such as an O-ring. - The manifold 103 supports the bottom of the
processing chamber 101. Aquartz wafer boat 105, on which a plurality of, for example, 50 to 100, semiconductor substrates (thesilicon substrates 1 in the present embodiment) as objects to be processed can be held in multiple layers, may be inserted from below the manifold 103 into theprocessing chamber 101. Accordingly, an object to be processed, e.g., a semiconductor substrate (thesilicon substrate 1 on which a SiO2 film is formed as a base in advance in the present embodiment), is accommodated in theprocessing chamber 101. Thewafer boat 105 has a plurality ofpillars 106, and a plurality of thesilicon substrates 1 are supported by grooves provided on thepillars 106. - The
wafer boat 105 is placed on a table 108 via aquartz thermos vessel 107. The table 108 is supported by arotation shaft 110, which penetrates, for example, a stainlesssteel cover unit 109 for opening and closing the bottom opening of themanifold 103. Amagnetic fluid seal 111, for example, is provided on a portion of therotation shaft 110 penetrating thecover unit 109 so as to tightly seal therotation shaft 110 and to rotatably support therotation shaft 110. A sealingmember 112, e.g., an O-ring, is installed between the peripheral portion of thecover unit 109 and the bottom of themanifold 103. Accordingly, sealing of theprocessing chamber 101 is held. Therotation shaft 110 is attached to the leading end of an arm 113 supported by an elevating mechanism (not shown), such as a boat elevator, or the like. Therefore, thewafer boat 105, thecover unit 109, and the like are elevated together and are inserted to and pulled out from theprocessing chamber 101. - The film-forming
apparatus 100 includes a processinggas supply mechanism 114 that supplies a gas used for a process into theprocessing chamber 101. - The processing
gas supply mechanism 114 includes an amino silane-basedgas supply source 117, asource 118 for supplying a silane-based gas containing no amino group, and an etchinggas supply source 119. - An inert
gas supply mechanism 115 includes an inertgas supply source 120. An inert gas is used as a purge gas, or the like. An example of the inert gas includes a nitrogen (N2) gas. - The amino silane-based
gas supply source 117 is connected to adistribution nozzle 123 a via aflow rate controller 121 a and an opening/closing valve 122 a. Thedistribution nozzle 123 a is a quartz pipe and penetrates a sidewall of the manifold 103 inwardly, is bent upward and vertically extended. A plurality of gas discharge holes 124 are provided apart from each other at intervals of a predetermined distance in the vertically extending portion of thedistribution nozzle 123 a. The amino silane-based gas is approximately uniformly discharged toward the inside of theprocessing chamber 101 in a horizontal direction from eachgas discharge hole 124. - The
source 118 for supplying a silane-based gas containing no amino group is connected to adistribution nozzle 123 b via a flow rate controller 121 b and an opening/closing valve 122 b. Thedistribution nozzle 123 b is a quartz pipe and penetrates a sidewall of the manifold 103 inwardly, is bent upward and vertically extended. Like thedistribution nozzle 123 a, the plurality of gas discharge holes 124 are provided apart from each other at intervals of a predetermined distance in the vertically extending portion of thedistribution nozzle 123 b. The silane-based gas containing no amino group is approximately uniformly discharged toward the inside of theprocessing chamber 101 in a horizontal direction from eachgas discharge hole 124. - When the method of
FIG. 1 is performed, thesource 118 for supplying silane-based gas containing no amino group may include, for example, only a monosilane gas supply source. On the other hand, when the method ofFIG. 8 is performed, thesource 118 for supplying silane-based gas containing no amino group may include, for example, a monosilane gas supply source and a disilane gas supply source. - The etching
gas supply source 119 supplies an etching gas for thinning an amorphous silicon film. As described above with reference toFIGS. 1 and 8 , an example of the etching gas includes a Cl2 gas. Other examples of the etching gas include an F2 gas and a ClF3. The etchinggas supply source 119 is connected to adistribution nozzle 123 c via a flow rate controller 121 c and an opening/shutting valve 122 c. Thedistribution nozzle 123 c is identical to thedistribution nozzles FIG. 11 , the plurality of gas discharge holes 124 are provided apart from each other at intervals of a predetermined distance in the vertically extending portion of thedistribution nozzle 123 c, like thedistribution nozzles processing chamber 101 in a horizontal direction from eachgas discharge hole 124, not shown inFIG. 11 . - The inert
gas supply source 120 is connected to agas introduction port 128 inwardly penetrating the side wall of the manifold 103 via aflow rate controller 121 d and an opening/closing valve 122 d. - An
exhaust port 129 for evacuating the inside of theprocessing chamber 101 is provided on a portion of theprocessing chamber 101, the portion opposite to thedistribution nozzles 123 a through 123 c. Theexhaust port 129 is provided to be long and narrow by vertically cutting the sidewall of theprocessing chamber 101. An exhaustport cover member 130 having a ⊃-shaped cross-section to cover theexhaust port 129 is weld-attached to a portion of theprocessing chamber 101 corresponding to theexhaust port 129. The exhaustport cover member 130 is extended upward along the sidewall of theprocessing chamber 101, so that agas outlet 131 is defined on the top of theprocessing chamber 101. An exhauster 132 including a vacuum pump or the like is connected to thegas outlet 131. The exhauster 132 evacuates the inside of theprocessing chamber 101 so as to exhaust a processing gas used for a process, and sets a pressure inside theprocessing chamber 101 to be a processing pressure according to a process. - A barrel-shaped
heating device 133 is provided on an outer circumference of theprocessing chamber 101. Theheating device 133 activates a gas supplied into theprocessing chamber 101 and heats objects to be processed accommodated in theprocessing chamber 101, for example, the semiconductor substrates (thesilicon substrates 1 in the present embodiment). - A
controller 150, which includes, for example, a microprocessor (computer), controls each component of the film-formingapparatus 100. Auser interface 151, such as a keyboard by which an operator performs command input and the like to manage the film-formingapparatus 100, a display to visually display an operational status of the film-formingapparatus 100, or the like, is connected to thecontroller 150. - A
memory unit 152 is connected to thecontroller 150. Thememory unit 152 stores a control program for accomplishing various processes executed in the film-formingapparatus 100 under the control of thecontroller 150, or a program, that is, a recipe, for instructing each component of the film-formingapparatus 100 to execute a process according to process conditions. The recipe is stored in a storage medium in thememory unit 152, for example. The storage medium may be a hard disk or a semiconductor memory, or may be a portable type medium such as a CD-ROM, a DVD, a flash memory, or the like. Alternatively, the recipe may be suitably transmitted from another device, for example, via a dedicated line. If required, processes desired by the film-formingapparatus 100 are performed under the control of thecontroller 150 by invoking a recipe from thememory unit 152 according to instructions or the like from theuser interface 151 and performing a process based on the recipe in thecontroller 150. - In the present embodiment, processes according to
processes 1 through 3 of the method ofFIG. 1 orprocesses FIG. 8 are sequentially performed by the film-formingapparatus 100 under the control of thecontroller 150. - The method of
FIG. 1 or 8 may be executed by using the film-formingapparatus 100 ofFIG. 11 . - Also, an advantage of the film-forming
apparatus 100 shown inFIG. 11 is that the forming of theamorphous silicon film 4 and the Cl2 etching after forming theamorphous silicon film 4 are continuously performed in the same processing chamber 101 (furnace). - For example, when the
silicon substrates 1 are carried out from theprocessing chamber 101 after forming theamorphous silicon film 4, a silicon oxide film (natural oxide film) is formed on the surface of theamorphous silicon film 4. The Cl2 gas is unable to etch the silicon oxide film. Even if the silicon oxide film is etched by the Cl2 gas, the etching is performed via a pinhole of the silicon oxide film (natural oxide film), and thus theamorphous silicon film 4 is not uniformly etched. - In this regard, according to the film-forming
apparatus 100 ofFIG. 11 , theamorphous silicon film 4 is uniformly etched without being affected by the silicon oxide film (natural oxide film) since theamorphous silicon film 4 can be continuously dry etched by the Cl2 gas without carrying out thesilicon substrate 1 from theprocessing chamber 101. - Also, according to the film-forming
apparatus 100 ofFIG. 11 , since the forming of theseed layer 3 and the forming of theamorphous silicon film 4 are performed, precision of a surface roughness is high, and a homogeneousamorphous silicon film 4 may be obtained. Moreover, since the Cl2 etching can be continuously performed on the homogeneousamorphous silicon film 4 in situ, theamorphous silicon film 4 may be obtained further thinned. - While this invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.
- For example, in the above embodiments, the process conditions are shown in detail, but are not limited thereto.
- Improvement of a surface roughness of an amorphous silicon film, which is an advantage of the present invention, is obtained by forming the
amorphous silicon film 4 by preflowing the surface of thebase 2 by using the amino silane-based gas, forming theseed layer 3 on the surface of thebase 2, and then supplying and thermally decomposing the silane-based gas containing no amino group on theseed layer 3. - Accordingly, the process conditions are not limited to those described above, and may vary according to a size of the
silicon substrates 1, a capacity change of a processing chamber, or the like, within a range in which the advantage is not lost. - Also, a monovalent amino silane-based gas, for example, a diisopropyl amino silane (DIPAS) gas may be used as the amino silane-based gas.
- Also, amino silane may be, for example, adsorbed on the
base 2 instead of being decomposed. For example, DIPAS is thermally decomposed at a temperature equal to or greater than 450° C. When amino silane is thermally decomposed, impurities, such as carbon (C) and nitrogen (N), may be included in a film during formation. Thus, by adsorbing amino silane on thebase 2, for example, instead of decomposing amino silane, impurities are suppressed from being included in the film during formation. - Also, in the above embodiments, the so-called higher-order silane, such as the silicon hydride that may be expressed as SimH2m+2 (where, “m” is a natural number equal to or greater than 3) or the silicon hydride that may be expressed as SinH2n (where “n” is a natural number equal to or greater than 3), is used as the silane-based gas containing no amino group.
- As the higher-order silane, for example, the silicon hydride that may be expressed as SimH2m+2 (where “m” is a natural number equal to or greater than 3) may be selected from at least one of trisilane (Si3H8), tetrasilane (Si4H10), pentasilane (Si5H12), hexasilane (Si6H14), and heptasilane(Si7H16).
- Also, for example, the silicon hydride that may be expressed as SinH2n (where “n” is a natural number equal to or greater than 3) may be selected from at least one of cyclotrisilane (Si3H6), cyclotetrasilane (Si4H8), cyclopentasilane (Si5H10), cyclohexasilane (Si6H12), and cycloheptasilane (Si7H14).
- Also, considering a combination of the amino silane-based gas and the silane-based gas containing no amino group (silicon source), the silane-based gas containing no amino group may be monosilane (SiH4) or disilane (Si2H6), which is easily thermally decomposed near a temperature where the amino silane-based gas is thermally decomposed.
- Also, the methods of the above embodiments are used during manufacturing processes of a semiconductor device.
- Furthermore, the present invention may be variously changed without departing from the scope of the invention.
- According to the present invention, the method and apparatus for forming an amorphous silicon film having a more even surface and capable of being further thinned can be provided.
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/323,148 US8895414B1 (en) | 2011-07-22 | 2014-07-03 | Method and apparatus for forming amorphous silicon film |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011161196A JP5514162B2 (en) | 2011-07-22 | 2011-07-22 | Method and apparatus for forming amorphous silicon film |
JP2011-161196 | 2011-07-22 | ||
US13/552,719 US8802547B2 (en) | 2011-07-22 | 2012-07-19 | Method and apparatus for forming amorphous silicon film |
US14/323,148 US8895414B1 (en) | 2011-07-22 | 2014-07-03 | Method and apparatus for forming amorphous silicon film |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/552,719 Division US8802547B2 (en) | 2011-07-22 | 2012-07-19 | Method and apparatus for forming amorphous silicon film |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140342534A1 true US20140342534A1 (en) | 2014-11-20 |
US8895414B1 US8895414B1 (en) | 2014-11-25 |
Family
ID=47534541
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/552,719 Active 2032-08-02 US8802547B2 (en) | 2011-07-22 | 2012-07-19 | Method and apparatus for forming amorphous silicon film |
US14/323,148 Active US8895414B1 (en) | 2011-07-22 | 2014-07-03 | Method and apparatus for forming amorphous silicon film |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/552,719 Active 2032-08-02 US8802547B2 (en) | 2011-07-22 | 2012-07-19 | Method and apparatus for forming amorphous silicon film |
Country Status (5)
Country | Link |
---|---|
US (2) | US8802547B2 (en) |
JP (1) | JP5514162B2 (en) |
KR (2) | KR101594936B1 (en) |
CN (1) | CN102891075B (en) |
TW (1) | TWI470673B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140187024A1 (en) * | 2012-12-27 | 2014-07-03 | Tokyo Electron Limited | Method of forming seed layer, method of forming silicon film, and film forming apparatus |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5490753B2 (en) * | 2010-07-29 | 2014-05-14 | 東京エレクトロン株式会社 | Trench filling method and film forming system |
WO2012029661A1 (en) * | 2010-09-01 | 2012-03-08 | 株式会社日立国際電気 | Method for manufacturing semiconductor device and substrate treatment device |
JP5544343B2 (en) * | 2010-10-29 | 2014-07-09 | 東京エレクトロン株式会社 | Deposition equipment |
KR101831936B1 (en) | 2011-12-22 | 2018-02-26 | 삼성전자주식회사 | Method for forming a thin film and method for manufacturing a semiconductor device by using the same |
KR101862547B1 (en) * | 2012-04-13 | 2018-05-31 | 삼성전자주식회사 | Method of forming a polysilicon layer and method of manufactruing semiconductir devices |
JP6068130B2 (en) | 2012-12-25 | 2017-01-25 | 株式会社日立国際電気 | Semiconductor device manufacturing method, substrate processing apparatus, and program |
JP5925673B2 (en) | 2012-12-27 | 2016-05-25 | 東京エレクトロン株式会社 | Silicon film forming method and film forming apparatus |
JP5925704B2 (en) | 2013-01-17 | 2016-05-25 | 東京エレクトロン株式会社 | Silicon film forming method and apparatus therefor |
JP6082712B2 (en) * | 2013-07-31 | 2017-02-15 | 東京エレクトロン株式会社 | Silicon film forming method and thin film forming method |
JP6092040B2 (en) * | 2013-08-02 | 2017-03-08 | 東京エレクトロン株式会社 | Silicon film forming method and apparatus therefor |
KR101489306B1 (en) * | 2013-10-21 | 2015-02-11 | 주식회사 유진테크 | Amorphous silicon film formation method and amorphous silicon film formation apparatus |
US20150303060A1 (en) * | 2014-04-16 | 2015-10-22 | Samsung Electronics Co., Ltd. | Silicon precursor, method of forming a layer using the same, and method of fabricating semiconductor device using the same |
JP6692357B2 (en) * | 2014-12-19 | 2020-05-13 | グローバルウェーハズ カンパニー リミテッドGlobalWafers Co.,Ltd. | System and method for performing an epitaxial smoothing process on a semiconductor structure |
JP6594768B2 (en) * | 2015-12-25 | 2019-10-23 | 株式会社Kokusai Electric | Semiconductor device manufacturing method, substrate processing apparatus, program, and recording medium |
JP6560991B2 (en) * | 2016-01-29 | 2019-08-14 | 株式会社Kokusai Electric | Semiconductor device manufacturing method, substrate processing apparatus, and program |
JP6623943B2 (en) | 2016-06-14 | 2019-12-25 | 東京エレクトロン株式会社 | Semiconductor device manufacturing method, heat treatment apparatus, and storage medium. |
CN106024707B (en) * | 2016-08-10 | 2018-11-13 | 昆山国显光电有限公司 | Array substrate and preparation method thereof |
CN106783543A (en) * | 2016-12-23 | 2017-05-31 | 武汉新芯集成电路制造有限公司 | The deposition process of amorphous silicon and the preparation method of 3D nand flash memories |
JP7058520B2 (en) * | 2018-03-05 | 2022-04-22 | 東京エレクトロン株式会社 | Silicon film film forming method and substrate processing equipment |
US11791159B2 (en) * | 2019-01-17 | 2023-10-17 | Ramesh kumar Harjivan Kakkad | Method of fabricating thin, crystalline silicon film and thin film transistors |
JP2021082755A (en) * | 2019-11-21 | 2021-05-27 | メルク、パテント、ゲゼルシャフト、ミット、ベシュレンクテル、ハフツングMerck Patent GmbH | Composition for amorphous silicon formation, and production method of amorphous silicon film by use thereof |
JP2021064807A (en) * | 2021-01-13 | 2021-04-22 | 株式会社Kokusai Electric | Method for manufacturing semiconductor device, substrate processing device and program |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6329954A (en) | 1986-07-23 | 1988-02-08 | Toshiba Corp | Manufacture of semiconductor device |
JP2835723B2 (en) | 1988-02-26 | 1998-12-14 | 富士通株式会社 | Capacitor and method of manufacturing capacitor |
JP3193402B2 (en) * | 1990-08-31 | 2001-07-30 | 株式会社日立製作所 | Method for manufacturing semiconductor device |
JP3485081B2 (en) * | 1999-10-28 | 2004-01-13 | 株式会社デンソー | Semiconductor substrate manufacturing method |
US7273818B2 (en) * | 2003-10-20 | 2007-09-25 | Tokyo Electron Limited | Film formation method and apparatus for semiconductor process |
JP4586841B2 (en) * | 2007-05-30 | 2010-11-24 | カシオ計算機株式会社 | Thin film transistor manufacturing method |
WO2009045964A1 (en) | 2007-10-01 | 2009-04-09 | Applied Materials, Inc. | Low temperature conformal oxide formation and applications |
KR20090082749A (en) * | 2008-01-28 | 2009-07-31 | 삼성전자주식회사 | Method of etching amorphous silicon and method of manufacturing liquid crystal display apparatus using the same |
JP5467007B2 (en) * | 2009-09-30 | 2014-04-09 | 株式会社日立国際電気 | Semiconductor device manufacturing method and substrate processing apparatus |
JP5573772B2 (en) * | 2010-06-22 | 2014-08-20 | 東京エレクトロン株式会社 | Film forming method and film forming apparatus |
JP5864360B2 (en) * | 2011-06-30 | 2016-02-17 | 東京エレクトロン株式会社 | Silicon film forming method and apparatus therefor |
-
2011
- 2011-07-22 JP JP2011161196A patent/JP5514162B2/en active Active
-
2012
- 2012-07-11 KR KR1020120075433A patent/KR101594936B1/en active IP Right Grant
- 2012-07-19 TW TW101126072A patent/TWI470673B/en not_active IP Right Cessation
- 2012-07-19 US US13/552,719 patent/US8802547B2/en active Active
- 2012-07-19 CN CN201210251656.1A patent/CN102891075B/en active Active
-
2014
- 2014-07-03 US US14/323,148 patent/US8895414B1/en active Active
-
2015
- 2015-06-26 KR KR1020150090935A patent/KR101775950B1/en active IP Right Grant
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140187024A1 (en) * | 2012-12-27 | 2014-07-03 | Tokyo Electron Limited | Method of forming seed layer, method of forming silicon film, and film forming apparatus |
US9263256B2 (en) * | 2012-12-27 | 2016-02-16 | Tokyo Electron Limited | Method of forming seed layer, method of forming silicon film, and film forming apparatus |
Also Published As
Publication number | Publication date |
---|---|
US8895414B1 (en) | 2014-11-25 |
JP5514162B2 (en) | 2014-06-04 |
CN102891075A (en) | 2013-01-23 |
KR20150082158A (en) | 2015-07-15 |
TW201310505A (en) | 2013-03-01 |
KR101775950B1 (en) | 2017-09-07 |
US8802547B2 (en) | 2014-08-12 |
KR20130011926A (en) | 2013-01-30 |
KR101594936B1 (en) | 2016-02-17 |
US20130023110A1 (en) | 2013-01-24 |
TWI470673B (en) | 2015-01-21 |
CN102891075B (en) | 2015-11-18 |
JP2013026513A (en) | 2013-02-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8895414B1 (en) | Method and apparatus for forming amorphous silicon film | |
US9123782B2 (en) | Amorphous silicon film formation method and amorphous silicon film formation apparatus | |
KR101813312B1 (en) | Silicon film forming method, thin film forming method and cross-sectional shape control method | |
US20120103518A1 (en) | Film formation apparatus | |
JP5827384B2 (en) | Method and apparatus for forming amorphous silicon film | |
JP6322305B2 (en) | Thin film deposition method | |
JP6010161B2 (en) | Method and apparatus for forming amorphous silicon film | |
JP5710819B2 (en) | Method and apparatus for forming amorphous silicon film |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TOKYO ELECTRON LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KAKIMOTO, AKINOBU;TAKAGI, SATOSHI;IGARASHI, KAZUMASA;SIGNING DATES FROM 20140612 TO 20140630;REEL/FRAME:033238/0534 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |