US20140291751A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- US20140291751A1 US20140291751A1 US13/942,133 US201313942133A US2014291751A1 US 20140291751 A1 US20140291751 A1 US 20140291751A1 US 201313942133 A US201313942133 A US 201313942133A US 2014291751 A1 US2014291751 A1 US 2014291751A1
- Authority
- US
- United States
- Prior art keywords
- layer
- charge blocking
- semiconductor device
- layers
- surrounding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 52
- 230000000903 blocking effect Effects 0.000 claims abstract description 84
- 239000010410 layer Substances 0.000 claims description 425
- 238000013500 data storage Methods 0.000 claims description 32
- 150000004767 nitrides Chemical class 0.000 claims description 6
- 239000002356 single layer Substances 0.000 claims description 6
- 230000008878 coupling Effects 0.000 claims 1
- 238000010168 coupling process Methods 0.000 claims 1
- 238000005859 coupling reaction Methods 0.000 claims 1
- 239000000463 material Substances 0.000 description 17
- 230000006870 function Effects 0.000 description 5
- 238000000034 method Methods 0.000 description 5
- 239000000758 substrate Substances 0.000 description 5
- 230000007704 transition Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 239000011229 interlayer Substances 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 230000001590 oxidative effect Effects 0.000 description 4
- 239000012782 phase change material Substances 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 230000014759 maintenance of location Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 238000007792 addition Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 125000004430 oxygen atom Chemical group O* 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823487—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of vertical transistor structures, i.e. with channel vertical to the substrate surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
- H01L29/7926—Vertical transistors, i.e. transistors having source and drain not in the same horizontal plane
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
Definitions
- Various embodiments relate generally to a semiconductor device and, more particularly, to a three-dimensional semiconductor device.
- Non-volatile memory devices can retain the stored data regardless of power on/off conditions.
- memory devices having memory cells fabricated in the form of a single layer on silicon substrates have reached physical limits in increasing the degree of integration, there are proposals of three-dimensional (3D) structured non-volatile memory devices that have memory cells vertically stacked on silicon substrates.
- a 3D non-volatile memory device may include interlayer insulating layers and word lines stacked alternately with each other and channel layers penetrating therethrough.
- memory cells may be stacked along the channel layers.
- the degree of integration of the 3D non-volatile memory device having the above-described configuration may be improved by arranging strings in a U shape.
- each of the word lines may have a high resistance.
- the gate insulating layer may not be thick enough. Therefore, a threshold voltage of the pipe transistor may vary. As a result, it may be difficult to ensure characteristics of the 3D non-volatile memory device.
- Various embodiments relate to a semiconductor device having improved device characteristics.
- a semiconductor device may include a plurality of conductive layers and a plurality of insulating layers formed alternately with each other, at least one channel layer passing through the plurality of conductive layers and the plurality of insulating layers, and at least one first charge blocking layer surrounding the at least one channel layer, wherein a plurality of first regions, interposed between the at least one channel layer and the plurality of conductive layers, and a plurality of second regions, interposed between the at least one channel layer and the plurality of insulating layers, are alternately defined on the at least one first charge blocking layer, and each of the plurality of first regions has a greater thickness than each of the plurality of second regions.
- a semiconductor device may include a plurality of conductive layers and a plurality of insulating layers formed alternately with each other, at least one channel layer passing through the plurality of conductive layers and the plurality of insulating layers, and a charge blocking layer surrounding the at least one channel layer and including one or more protrusions formed on a surface contacting the plurality of conductive layers.
- FIG. 1A is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention, and FIG. 1B is an enlarged view of a region A of FIG. 1A ;
- FIGS. 2A to 2E are cross-sectional views illustrating a process flow for a method of manufacturing a semiconductor device according to an embodiment of the present invention
- FIGS. 3A and 3B are enlarged views of a region corresponding to a single memory cell
- FIG. 4 is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention.
- FIG. 5 is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention.
- FIG. 6 is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention.
- FIG. 7 is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention.
- FIG. 8 is a block diagram illustrating the configuration of a memory system according to an embodiment of the present invention.
- FIG. 9 is a block diagram illustrating the configuration of a computing system according to an embodiment of the present invention.
- FIG. 1A is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention.
- FIG. 1B is an enlarged view of a region A.
- a semiconductor device may include a plurality of conductive layers 11 , a plurality of insulating layers 12 , at least one channel layer 18 and at least one first charge blocking layer 15 .
- the plurality of conductive layers 11 and the plurality of insulating layers 12 may be formed alternately with each other.
- the conductive layers 11 may have the same or different thicknesses. For example, at least one uppermost conductive layer 11 may have a greater thickness than the rest of the conductive layers 11 . Alternatively, at least one uppermost conductive layer 11 and at least one lowermost conductive layer 11 may each have a greater thickness than the other conductive layers 11 .
- the conductive layers 11 may include at least one of a polysilicon layer, a silicide layer or a metal layer.
- the channel layer 18 may pass through the plurality of conductive layers 11 and the plurality of insulating layers 12 .
- the channel layer 18 may have various shapes such as a straight shape, a U-shape and a W-shape.
- the channel layer 18 may be formed in a tubular shape manner having an open central portion, in a pillar shape manner having a central portion completely filled, or a combination thereof.
- the central portion of the tubular shape may be filled with an insulating layer 19 .
- the first charge blocking layer 15 may surround the channel layer 18 .
- a plurality of first regions 15 A and a plurality of second regions 15 B may be alternately defined on the first charge blocking layer 15 .
- the first regions 15 A may be interposed between the channel layer 18 and the plurality of conductive layers 11 .
- the plurality of second regions 15 B may be interposed between the channel layer 18 and the plurality of insulating layers 12 .
- each of the first regions 15 A of the first charge blocking layer 15 may have a greater thickness than each of the second regions 15 B.
- the first charge blocking layer 15 may have unevenness on an inner surface or an outer surface thereof.
- the first charge blocking layer 15 may include protrusions formed on portions of the outer surface in contact with the conductive layers 11 .
- the semiconductor device may further include at least one of sacrificial patterns 13 , a data storage layer 16 , a tunnel insulating layer 17 and a second charge blocking layer 14 .
- the sacrificial patterns 13 may surround the plurality of second regions 15 B of the first charge blocking layer 15 .
- the sacrificial patterns 13 may surround the outer surface of the first charge blocking layer 15 except for the protrusions.
- Each of the sacrificial patterns 13 may include a single layer structure or a multilayer structure.
- the sacrificial patterns 13 may include first dielectric patterns 13 A surrounding the first charge blocking layer 15 and second dielectric patterns 13 B interposed between the first charge blocking layer 15 and the first dielectric patterns 13 A.
- Each of the first dielectric patterns 13 A may include an oxide layer
- each of the second dielectric patterns 13 B may include a nitride layer.
- a width W 1 of first dielectric pattern 13 A may be the same as a width W 2 of the second dielectric pattern 13 B.
- the width W 1 of the first dielectric pattern 13 A may be greater than the width W 2 of the second dielectric pattern 13 B (W 1 >W 2 ).
- the semiconductor device may further include the second charge blocking layer 14 .
- the second charge blocking layer 14 may be interposed between the first regions 15 A of the first charge blocking layer 15 and the plurality of conductive layers 11 .
- the second charge blocking layer 14 may also be interposed between the conductive layers 11 and the insulating layers 12 .
- the second charge blocking layer 14 may surround the conductive layers 11 .
- the thickness of the first charge blocking layer 15 may be selectively increased in areas where memory cells are formed. Therefore, each of the memory cells may include the charge blocking layer having a sufficient thickness.
- the formation of the second charge blocking layer 14 may be omitted, so that the thickness of the conductive layers 11 may be increased. Therefore, the resistance of word lines or selection gates may be reduced.
- FIGS. 2A to 2E are cross-sectional views illustrating a process flow for a method of manufacturing a semiconductor device according to an embodiment of the present invention.
- first material layers 21 and a plurality of second material layers 22 may be formed alternately with each other.
- the first material layers 21 may have a high etch selectivity with respect to the second material layers 22 .
- each of the first material layers 21 may include a sacrificial layer such as a nitride layer, and each of the second material layers 22 may include an insulating layer such as an oxide layer.
- the first material layer 21 may include a first sacrificial layer
- the second material layer 22 may include a second sacrificial layer.
- a description will be made with reference in which each of the first material layers 21 may include a sacrificial layer and each of the second material layers 22 may include an insulating layer.
- a plurality of holes H may be formed through the first and second material layers 21 and 22 .
- the holes H may be arranged in a matrix format at regular intervals or be offset relative to each other.
- sacrificial layers 23 may be formed in the holes H.
- Each of the sacrificial layers 23 may include a dielectric layer and may not be thick enough to completely fill the hole H.
- second dielectric layer 23 B may be formed on the first dielectric layer 23 A.
- Each of the first dielectric layers 23 A may include an oxide layer
- each of the second dielectric layer 23 B may include a nitride layer.
- first dielectric layer 23 A and the second dielectric layer 23 B may have the same or different thicknesses.
- the second dielectric layer 23 B may have a greater thickness than the first dielectric layer 23 A.
- first surfaces of the sacrificial layers 23 exposed through the holes H may be oxidized to a predetermined thickness to form first charge blocking layers 24 .
- each of the second dielectric layers 23 B may be oxidized to the predetermined thickness to form each of the first charge blocking layers 24 .
- the remaining portions of the second dielectric layers 23 are denoted by 23 BA.
- a data storage layer 25 , a tunnel insulating layer 26 and a channel layer 27 may be sequentially formed on each of the first charge blocking layers 24 .
- the data storage layer 25 may include at least one of a floating gate, such as a polysilicon layer, which can store charge, a charge trap layer, such as a nitride layer, which can trap charge, and nanodots.
- the channel layer 27 may be formed in a tubular shape manner having an open central portion, in a pillar shape manner having a central portion completely filled, or a combination thereof. When the channel layer 27 is formed in the tubular shape, the open central portion of the tubular shape may be filled with an insulating layer 28 .
- a channel layer and a phase-change material layer may be sequentially formed on the first charge blocking layer 24 .
- the first charge blocking layer 24 may function as a gate insulating layer of a memory cell.
- the phase-change material layer may be formed in a tubular shape manner having an open central portion, in a pillar shape manner having a central portion completely filled, or a combination thereof. When the phase-change material layer is formed in the tubular shape, the open central portion of the tubular shape may be filled with an insulating layer.
- a plurality of recessed regions RC may be formed by removing the first material layers 21 .
- the first material layers 21 exposed through the slit may be removed.
- second surfaces of each of the sacrificial layers 23 exposed through the recessed regions RC may be oxidized.
- the second dielectric layers 23 BA may be exposed by etching the first dielectric layers 23 A, and the exposed second dielectric layers 23 BA may be oxidized.
- Oxide layers formed by oxidizing the second dielectric layers 23 BA may be coupled to the first charge blocking layers 24 . Therefore, the thickness of first regions of each of the first charge blocking layers 24 may be selectively increased by performing an oxidation process, so that final first charge blocking layers 24 A may be formed in which the thickness of first regions of the first charge blocking layers 24 A may be greater than that of second regions thereof.
- first dielectric patterns 23 AB and second dielectric patterns 23 BB may remain.
- Each of the first dielectric patterns 23 AB may have a greater width than each of the second dielectric patterns 23 BB.
- the second dielectric layers 23 BA may be oxidized to a width greater than that of the sacrificial layer 23 exposed through the recessed regions RC.
- Each of the first dielectric patterns 23 AB may have a greater width than each of the second dielectric patterns 23 BB.
- a plurality of conductive layers 30 may be formed in the recessed regions RC.
- conductive layers may be deposited through the slit to fill the recessed regions RC, and the conductive layers formed in the slit may then be removed. As a result, the conductive layers 30 formed in the recessed regions RC may be separated from each other.
- second charge blocking layers 29 may be additionally formed in the recessed regions RC.
- the second charge blocking layers 29 may be interposed between the first charge blocking layer 24 A and the conductive layers 30 and between the conductive layers 30 and insulating layers.
- FIGS. 3A and 3B are views illustrating the effects obtained by forming the first charge blocking layers 24 A according to an embodiment of the present invention. For illustration purposes, an area corresponding to a single memory cell is enlarged in FIGS. 3A and 3B .
- FIG. 3A illustrates an example in which the first charge blocking layer 24 B is formed by oxidizing the data storage layer 25 exposed through the recessed regions RC.
- the first charge blocking layer 24 B may be formed only between the data storage layer 25 and the conductive layer 30 , and the first charge blocking layer 24 B may not be formed between the data storage layer 25 and the second material layer 22 .
- a portion of the data storage layer 25 contacting the first charge blocking layer 24 B may contain impurities (e.g., oxygen atoms).
- a transition region (indicated by dotted lines) may be formed around the first charge blocking layer 24 B. The transition region may extend out of a memory cell region. Since shallow level trap sites are likely to be present in the transition region, charges in the data storage layer 25 may move along the transition region as indicated by the arrow. Therefore, the charges stored in the data storage layer 25 may be damaged.
- FIG. 3B illustrates wherein the first charge blocking layer 24 A may be formed by oxidizing the first and second surfaces of the sacrificial layer 23 .
- the data storage layer 25 may not contain any impurities.
- the transition region is unlikely to be formed around the first charge blocking layer 24 A, data retention characteristics may be improved.
- FIG. 4 is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention.
- a description of common contents with the earlier described various embodiments is omitted.
- the semiconductor device may include at least one pipe gate 40 , a plurality of conductive layers 31 , a plurality of insulating layers 32 , at least one channel layer 37 , at least one tunnel insulating layer 36 , at least one data storage layer 35 , at least one charge blocking layer 34 and sacrificial patterns 33 .
- the plurality of conductive layers 31 and the plurality of insulating layers 32 may be formed alternately with each other on the pipe gate 40 .
- the conductive layers 31 may have the same or different thicknesses. At least one uppermost conductive layer 31 may be a selection gate, and the rest of the conductive layers 31 may be word lines.
- the channel layer 37 may include at least two cell channel layers and a pipe channel layer.
- the pipe channel layer may functions as a connection pattern that connects the cell channel layers.
- the pipe channel layers may be formed in the pipe gate 40 .
- the cell channel layers may be formed through the plurality of conductive layers 31 and the plurality of insulating layers 32 .
- an insulating layer 38 may be formed in the channel layer 37 .
- the tunnel insulating layer 36 may include a first tunnel insulating layer surrounding the cell channel layers and a second tunnel insulating layer surrounding the pipe channel layer.
- the data storage layer 35 may include a first data storage layer surrounding the first tunnel insulating layer and a second data storage layer surrounding the second tunnel insulating layer.
- the charge blocking layer 34 may include a first charge blocking layer surrounding the first data storage layer and a second charge blocking layer surrounding the second data storage layer.
- the first tunnel insulating layer and the second tunnel insulating layer may be connected in a single layer, the first data storage layer and the second data storage layer may be connected in a single layer, and the first charge blocking layer and the second charge blocking layer may be connected in a single layer.
- the sacrificial patterns 33 may include first sacrificial patterns surrounding second regions of the first charge blocking layer and a second sacrificial pattern surrounding the second charge blocking layer.
- each of the sacrificial patterns 33 may include a first dielectric pattern 33 A and a second dielectric pattern 33 B.
- the semiconductor device may further include at least one third charge blocking layer 39 interposed between the first charge blocking layer and the conductive layers 31 .
- the second tunnel insulating layer, the second data storage layer surrounding the pipe channel layer, the second charge blocking layer and the second sacrificial pattern may form a gate insulating layer of a pipe transistor. Therefore, the thickness of the gate insulating layer may be sufficiently increased to thereby prevent a variation in a threshold voltage of the pipe transistor.
- FIG. 5 is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention.
- a description of common contents with the earlier described various embodiments is omitted.
- the semiconductor device may include at least one first source layer 49 , at least one second source layer 47 B, at least one third source layer 50 , a plurality of conductive layers 41 , a plurality of insulating layers 42 , and an insulating layer 48 formed in at least one channel layer 47 A, Further, an embodiment may further include at least one tunnel insulating layer 46 , at least one data storage layer 45 , at least one charge blocking layer 44 and a plurality of sacrificial patterns 43 .
- the semiconductor device may further include at least one first slit SL 1 , at least one second slit SL 2 , an insulating layer 51 in the first slit SL 1 and an insulating layer 52 in the second slit SL 2 .
- Each of the first and second source layers 49 and 47 B may include a doped polysilicon layer, and the third source layer 50 may include a metal layer such as a tungsten layer.
- the first source layer 49 may include at least one trench T, and the third source layer 50 may be formed in the trench T.
- the second source layer 47 B may be formed on an inner surface of the trench T.
- the second source layer 47 B may be interposed between the first source layer 49 and the third source layer 50 and surround the third source layer 50 .
- the third source layer 50 may pass through the second source layer 47 B and contact the first source layer 49 .
- the channel layer 47 A in the hole H may protrude from the second source layer 47 B and pass through the conductive layers 41 and the insulating layers 42 .
- the channel layer 47 A may be coupled integrally with the second source layer 47 B.
- the second source layer 47 B may function as a connection pattern that connects bottoms of the channel layers.
- the first slit SL 1 may pass through the conductive layers 41 , the insulating layers 42 and the trench T and extend to a depth within the first source layer 49 .
- the third source layer 50 may be formed in a lower part of the first slit SL 1 , and the insulating layer 51 may be formed in the remaining part of the first slit SL 1 .
- the second slit SL 2 may be deep enough to pass through the conductive layers 41 and the insulating layers 42 .
- the insulating layer 52 may be formed in the second slit SL 2 .
- the tunnel insulating layer 46 may include a first tunnel insulating layer surrounding the channel layers 47 A and a second tunnel insulating layer surrounding the second source layer 47 B.
- the data storage layer 45 may include a first data storage layer surrounding the first tunnel insulating layer and a second data storage layer surrounding the second tunnel insulating layer.
- the charge blocking layer 44 may include a first charge blocking layer surrounding the first data storage layer and a second charge blocking layer surrounding the second data storage layer.
- the sacrificial patterns 43 may include first sacrificial patterns surrounding second regions of the first charge blocking layer and a second sacrificial pattern surrounding the second charge blocking layer.
- each of the sacrificial patterns 43 may include a first dielectric pattern 43 A and a second dielectric pattern 43 B.
- FIG. 6 is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention.
- a description of common contents with the earlier described various embodiments is omitted.
- the semiconductor device may include an interlayer insulating layer 60 , at least one first source layer 67 B, at least one second source layer 69 , a plurality of conductive layers 61 , a plurality of insulating layers 62 , an insulating layer 68 , at least one channel layer 67 A, at least one tunnel insulating layer 66 , at least one data storage layer 65 , at least one charge blocking layer 64 and a plurality of sacrificial patterns 63 .
- the first source layer 67 B may be formed in the interlayer insulating layer 60
- the second source layer 69 may be formed in the first source layer 67 B.
- the channel layer 67 A may protrude from the first source layer 67 B and pass through the conductive layers 61 and the insulating layers 62 .
- each of the sacrificial patterns 63 may include a first dielectric pattern 63 A and a second dielectric pattern 63 B.
- the semiconductor device may further include at least one first slit SL 1 , at least one second slit SL 2 , an insulating layer 70 in the first slit SL 1 and an insulating layer 71 in the second slit SL 2 .
- the second source layer 69 may pass through the first source layer 67 B and extend into the interlayer insulating layer 60 .
- FIG. 7 is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention.
- a description of common contents with earlier described various embodiments is omitted.
- the semiconductor device may include a substrate 80 , a plurality of conductive layers 81 , a plurality of insulating layers 82 , one or more channel layers 87 , at least one more tunnel insulating layer 86 , at least one data storage layer 85 , at least one more charge blocking layer 84 and a plurality of sacrificial patterns 83 .
- the conductive layers 81 and the insulating layers 82 may be formed alternately with each other on the substrate 80 that includes a source region S. At least one uppermost conductive layer 81 may be an upper selection gate, at least one lowermost conductive layer 81 may be a lower selection gate, and the rest of the conductive layers 81 may be word lines.
- the channel layers 87 may protrude from the substrate 80 and pass through the conductive layers 81 and the insulating layers 82 .
- an insulating layer 88 may be formed in the channel layer 87 .
- Each of the sacrificial patterns 83 may include a first dielectric pattern 83 A and a second dielectric pattern 83 B.
- FIG. 8 is a block diagram illustrating the configuration of a memory system according to an embodiment of the present invention.
- a memory system 100 may include a non-volatile memory device 120 and a memory controller 110 .
- the non-volatile memory device 120 may have the above-described structure.
- the non-volatile memory device 120 may be a multi-chip package composed of a plurality of flash memory chips.
- the memory controller 110 may be configured to control the non-volatile memory device 120 .
- the memory controller 110 may include a static random-access memory (SRAM) 111 , a central processing unit (CPU) 112 , a host interface 113 , an error correction code circuit (ECC) 114 and a memory interface 115 .
- SRAM 111 may function as an operation memory of the CPU 112 .
- the CPU 112 may perform the general control operation for data exchange of the memory controller 110 .
- the host interface 113 may include a data exchange protocol of a host being coupled to the memory system 100 .
- the ECC 114 may detect and correct errors included in a data read from the non-volatile memory device 120 .
- the memory interface 115 may interface with the non-volatile memory device 120 .
- the memory controller 110 may further include read-only memory (ROM) that may store code data to interface with the host.
- ROM read-only memory
- the memory system 100 having the above-described configuration may be a solid state disk (SSD) or a memory card in which the memory device 120 and the memory controller 110 are combined.
- SSD solid state disk
- the memory controller 110 may communicate with an external device (e.g., a host) through one of the interface protocols including USB, MMC, PCI-E, SATA, PATA, SCSI, ESDI and IDE.
- FIG. 9 is a block diagram illustrating the configuration of a computing system according to an embodiment of the present invention.
- a computing system 200 may include a CPU 220 , RAM 230 , a user interface or output device 240 , a modem or input device 250 and a memory system 210 that are connected to a system bus 260 .
- a battery may be further included to apply operating voltage to the computing system 200 .
- the computing system 200 may further include application chipsets, a CMOS Image Sensor (CIS) and mobile DRAM.
- the memory system 210 may include a non-volatile memory 212 and a memory controller 211 .
- the thickness of word lines may be increased without increasing the overall height of a stacked structure. Therefore, the resistance of the word lines may be reduced so that characteristics of a memory device may be improved. Since a gate insulating layer of a pipe transistor has a sufficient thickness, a variation in a threshold voltage of the pipe transistor may be prevented. In addition, when a charge blocking layer is formed, oxidation of the data storage layer may be minimized so that data retention characteristics may be improved.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- The present application claims priority to Korean patent application number 10-2013-0032370 filed on Mar. 26, 2013, in the Korean Intellectual Property Office, the entire disclosure of which is incorporated by reference herein.
- 1. Technical Field
- Various embodiments relate generally to a semiconductor device and, more particularly, to a three-dimensional semiconductor device.
- 2. Related Art
- Non-volatile memory devices can retain the stored data regardless of power on/off conditions. As memory devices having memory cells fabricated in the form of a single layer on silicon substrates have reached physical limits in increasing the degree of integration, there are proposals of three-dimensional (3D) structured non-volatile memory devices that have memory cells vertically stacked on silicon substrates.
- A 3D non-volatile memory device may include interlayer insulating layers and word lines stacked alternately with each other and channel layers penetrating therethrough. In addition, memory cells may be stacked along the channel layers. The degree of integration of the 3D non-volatile memory device having the above-described configuration may be improved by arranging strings in a U shape.
- However, since the stacked memory cells are formed at the same time, there is a limit in increasing the thickness of the stacked word lines. Therefore, each of the word lines may have a high resistance. In addition, since a memory layer of the memory cells and a gate insulating layer of a pipe transistor include the same materials, the gate insulating layer may not be thick enough. Therefore, a threshold voltage of the pipe transistor may vary. As a result, it may be difficult to ensure characteristics of the 3D non-volatile memory device.
- Various embodiments relate to a semiconductor device having improved device characteristics.
- A semiconductor device according to an embodiment of the present invention may include a plurality of conductive layers and a plurality of insulating layers formed alternately with each other, at least one channel layer passing through the plurality of conductive layers and the plurality of insulating layers, and at least one first charge blocking layer surrounding the at least one channel layer, wherein a plurality of first regions, interposed between the at least one channel layer and the plurality of conductive layers, and a plurality of second regions, interposed between the at least one channel layer and the plurality of insulating layers, are alternately defined on the at least one first charge blocking layer, and each of the plurality of first regions has a greater thickness than each of the plurality of second regions.
- A semiconductor device according to an embodiment of the present invention may include a plurality of conductive layers and a plurality of insulating layers formed alternately with each other, at least one channel layer passing through the plurality of conductive layers and the plurality of insulating layers, and a charge blocking layer surrounding the at least one channel layer and including one or more protrusions formed on a surface contacting the plurality of conductive layers.
-
FIG. 1A is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention, andFIG. 1B is an enlarged view of a region A ofFIG. 1A ; -
FIGS. 2A to 2E are cross-sectional views illustrating a process flow for a method of manufacturing a semiconductor device according to an embodiment of the present invention; -
FIGS. 3A and 3B are enlarged views of a region corresponding to a single memory cell; -
FIG. 4 is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention; -
FIG. 5 is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention; -
FIG. 6 is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention; -
FIG. 7 is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention; -
FIG. 8 is a block diagram illustrating the configuration of a memory system according to an embodiment of the present invention; and -
FIG. 9 is a block diagram illustrating the configuration of a computing system according to an embodiment of the present invention. - Hereinafter, various embodiments of the present disclosure will be described in detail with reference to the accompanying drawings. In the drawings, thickness and distance of components are exaggerated compared to the actual physical thickness and distance of intervals for the convenience of illustration. In the following description, a detailed explanation of known-related functions and constitutions may be omitted to avoid unnecessarily obscuring the subject manner of the present invention.
-
FIG. 1A is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention.FIG. 1B is an enlarged view of a region A. - As illustrated in
FIGS. 1A and 1B , a semiconductor device according to an embodiment of the present invention may include a plurality ofconductive layers 11, a plurality ofinsulating layers 12, at least onechannel layer 18 and at least one firstcharge blocking layer 15. - The plurality of
conductive layers 11 and the plurality ofinsulating layers 12 may be formed alternately with each other. Theconductive layers 11 may have the same or different thicknesses. For example, at least one uppermostconductive layer 11 may have a greater thickness than the rest of theconductive layers 11. Alternatively, at least one uppermostconductive layer 11 and at least one lowermostconductive layer 11 may each have a greater thickness than the otherconductive layers 11. In addition, theconductive layers 11 may include at least one of a polysilicon layer, a silicide layer or a metal layer. - The
channel layer 18 may pass through the plurality ofconductive layers 11 and the plurality ofinsulating layers 12. For example, thechannel layer 18 may have various shapes such as a straight shape, a U-shape and a W-shape. In addition, thechannel layer 18 may be formed in a tubular shape manner having an open central portion, in a pillar shape manner having a central portion completely filled, or a combination thereof. When thechannel layer 18 is formed in the tubular shape, the central portion of the tubular shape may be filled with aninsulating layer 19. - The first
charge blocking layer 15 may surround thechannel layer 18. A plurality offirst regions 15A and a plurality ofsecond regions 15B may be alternately defined on the firstcharge blocking layer 15. Thefirst regions 15A may be interposed between thechannel layer 18 and the plurality ofconductive layers 11. The plurality ofsecond regions 15B may be interposed between thechannel layer 18 and the plurality ofinsulating layers 12. In addition, each of thefirst regions 15A of the firstcharge blocking layer 15 may have a greater thickness than each of thesecond regions 15B. The firstcharge blocking layer 15 may have unevenness on an inner surface or an outer surface thereof. For example, the firstcharge blocking layer 15 may include protrusions formed on portions of the outer surface in contact with theconductive layers 11. - The semiconductor device may further include at least one of
sacrificial patterns 13, adata storage layer 16, atunnel insulating layer 17 and a secondcharge blocking layer 14. - The
sacrificial patterns 13 may surround the plurality ofsecond regions 15B of the firstcharge blocking layer 15. For example, thesacrificial patterns 13 may surround the outer surface of the firstcharge blocking layer 15 except for the protrusions. - Each of the
sacrificial patterns 13 may include a single layer structure or a multilayer structure. For example, thesacrificial patterns 13 may include firstdielectric patterns 13A surrounding the firstcharge blocking layer 15 and seconddielectric patterns 13B interposed between the firstcharge blocking layer 15 and the firstdielectric patterns 13A. Each of the firstdielectric patterns 13A may include an oxide layer, and each of the seconddielectric patterns 13B may include a nitride layer. In addition, a width W1 of firstdielectric pattern 13A may be the same as a width W2 of the seconddielectric pattern 13B. In other words, the firstdielectric pattern 13A and the seconddielectric pattern 13B may have the same width (W1=W2) or different widths. For example, the width W1 of the firstdielectric pattern 13A may be greater than the width W2 of the seconddielectric pattern 13B (W1>W2). - In addition, the semiconductor device may further include the second
charge blocking layer 14. The secondcharge blocking layer 14 may be interposed between thefirst regions 15A of the firstcharge blocking layer 15 and the plurality ofconductive layers 11. The secondcharge blocking layer 14 may also be interposed between theconductive layers 11 and the insulating layers 12. The secondcharge blocking layer 14 may surround the conductive layers 11. - According to the above-described structure of the semiconductor device, the thickness of the first
charge blocking layer 15 may be selectively increased in areas where memory cells are formed. Therefore, each of the memory cells may include the charge blocking layer having a sufficient thickness. In addition, the formation of the secondcharge blocking layer 14 may be omitted, so that the thickness of theconductive layers 11 may be increased. Therefore, the resistance of word lines or selection gates may be reduced. -
FIGS. 2A to 2E are cross-sectional views illustrating a process flow for a method of manufacturing a semiconductor device according to an embodiment of the present invention. - As illustrated in
FIG. 2A , a plurality of first material layers 21 and a plurality of second material layers 22 may be formed alternately with each other. The first material layers 21 may have a high etch selectivity with respect to the second material layers 22. For example, each of the first material layers 21 may include a sacrificial layer such as a nitride layer, and each of the second material layers 22 may include an insulating layer such as an oxide layer. Alternatively, thefirst material layer 21 may include a first sacrificial layer, and thesecond material layer 22 may include a second sacrificial layer. A description will be made with reference in which each of the first material layers 21 may include a sacrificial layer and each of the second material layers 22 may include an insulating layer. - Subsequently, a plurality of holes H may be formed through the first and second material layers 21 and 22. The holes H may be arranged in a matrix format at regular intervals or be offset relative to each other.
- Subsequently,
sacrificial layers 23 may be formed in the holes H. Each of thesacrificial layers 23 may include a dielectric layer and may not be thick enough to completely fill the hole H. For example, after firstdielectric layer 23A are formed in the holes H,second dielectric layer 23B may be formed on the firstdielectric layer 23A. Each of the firstdielectric layers 23A may include an oxide layer, and each of thesecond dielectric layer 23B may include a nitride layer. - In addition, the first
dielectric layer 23A and thesecond dielectric layer 23B may have the same or different thicknesses. For example, considering the amount of thesecond dielectric layer 23B to be oxidized, thesecond dielectric layer 23B may have a greater thickness than the firstdielectric layer 23A. - As illustrated in
FIG. 2B , first surfaces of thesacrificial layers 23 exposed through the holes H may be oxidized to a predetermined thickness to form first charge blocking layers 24. For example, each of the second dielectric layers 23B may be oxidized to the predetermined thickness to form each of the first charge blocking layers 24. InFIG. 2B , the remaining portions of the second dielectric layers 23 are denoted by 23BA. - As illustrated in
FIG. 2C , adata storage layer 25, atunnel insulating layer 26 and achannel layer 27 may be sequentially formed on each of the first charge blocking layers 24. Thedata storage layer 25 may include at least one of a floating gate, such as a polysilicon layer, which can store charge, a charge trap layer, such as a nitride layer, which can trap charge, and nanodots. In addition, thechannel layer 27 may be formed in a tubular shape manner having an open central portion, in a pillar shape manner having a central portion completely filled, or a combination thereof. When thechannel layer 27 is formed in the tubular shape, the open central portion of the tubular shape may be filled with an insulatinglayer 28. - For reference, when the semiconductor device is a resistive memory device, a channel layer and a phase-change material layer may be sequentially formed on the first
charge blocking layer 24. The firstcharge blocking layer 24 may function as a gate insulating layer of a memory cell. The phase-change material layer may be formed in a tubular shape manner having an open central portion, in a pillar shape manner having a central portion completely filled, or a combination thereof. When the phase-change material layer is formed in the tubular shape, the open central portion of the tubular shape may be filled with an insulating layer. - As illustrated in
FIG. 2D , a plurality of recessed regions RC may be formed by removing the first material layers 21. For example, after at least one slit (not illustrated) may be formed through the first and second material layers 21 and 22, the first material layers 21 exposed through the slit may be removed. - Subsequently, second surfaces of each of the
sacrificial layers 23 exposed through the recessed regions RC may be oxidized. For example, the second dielectric layers 23BA may be exposed by etching the firstdielectric layers 23A, and the exposed second dielectric layers 23BA may be oxidized. Oxide layers formed by oxidizing the second dielectric layers 23BA may be coupled to the first charge blocking layers 24. Therefore, the thickness of first regions of each of the first charge blocking layers 24 may be selectively increased by performing an oxidation process, so that final firstcharge blocking layers 24A may be formed in which the thickness of first regions of the firstcharge blocking layers 24A may be greater than that of second regions thereof. - After the oxidation process is performed,
sacrificial patterns 23′ may remain between the firstcharge blocking layers 24A and the second material layers 22. For example, first dielectric patterns 23AB and second dielectric patterns 23BB may remain. Each of the first dielectric patterns 23AB may have a greater width than each of the second dielectric patterns 23BB. For example, during the oxidation process, the second dielectric layers 23BA may be oxidized to a width greater than that of thesacrificial layer 23 exposed through the recessed regions RC. Each of the first dielectric patterns 23AB may have a greater width than each of the second dielectric patterns 23BB. - As illustrated in
FIG. 2E , a plurality ofconductive layers 30 may be formed in the recessed regions RC. For example, conductive layers may be deposited through the slit to fill the recessed regions RC, and the conductive layers formed in the slit may then be removed. As a result, theconductive layers 30 formed in the recessed regions RC may be separated from each other. - For reference, before the
conductive layers 30 are formed, secondcharge blocking layers 29 may be additionally formed in the recessed regions RC. The secondcharge blocking layers 29 may be interposed between the firstcharge blocking layer 24A and theconductive layers 30 and between theconductive layers 30 and insulating layers. -
FIGS. 3A and 3B are views illustrating the effects obtained by forming the firstcharge blocking layers 24A according to an embodiment of the present invention. For illustration purposes, an area corresponding to a single memory cell is enlarged inFIGS. 3A and 3B . -
FIG. 3A illustrates an example in which the firstcharge blocking layer 24B is formed by oxidizing thedata storage layer 25 exposed through the recessed regions RC. The firstcharge blocking layer 24B may be formed only between thedata storage layer 25 and theconductive layer 30, and the firstcharge blocking layer 24B may not be formed between thedata storage layer 25 and thesecond material layer 22. - In addition, when the
data storage layer 25 is oxidized, a portion of thedata storage layer 25 contacting the firstcharge blocking layer 24B may contain impurities (e.g., oxygen atoms). A transition region (indicated by dotted lines) may be formed around the firstcharge blocking layer 24B. The transition region may extend out of a memory cell region. Since shallow level trap sites are likely to be present in the transition region, charges in thedata storage layer 25 may move along the transition region as indicated by the arrow. Therefore, the charges stored in thedata storage layer 25 may be damaged. -
FIG. 3B illustrates wherein the firstcharge blocking layer 24A may be formed by oxidizing the first and second surfaces of thesacrificial layer 23. When the firstcharge blocking layer 24A is formed by oxidizing thesacrificial layer 23 instead of thedata storage layer 25, thedata storage layer 25 may not contain any impurities. In addition, since the transition region is unlikely to be formed around the firstcharge blocking layer 24A, data retention characteristics may be improved. -
FIG. 4 is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention. Hereinafter, a description of common contents with the earlier described various embodiments is omitted. - As illustrated in
FIG. 4 , the semiconductor device according to an embodiment may include at least onepipe gate 40, a plurality ofconductive layers 31, a plurality of insulatinglayers 32, at least onechannel layer 37, at least onetunnel insulating layer 36, at least onedata storage layer 35, at least onecharge blocking layer 34 andsacrificial patterns 33. - The plurality of
conductive layers 31 and the plurality of insulatinglayers 32 may be formed alternately with each other on thepipe gate 40. Theconductive layers 31 may have the same or different thicknesses. At least one uppermostconductive layer 31 may be a selection gate, and the rest of theconductive layers 31 may be word lines. - The
channel layer 37 may include at least two cell channel layers and a pipe channel layer. The pipe channel layer may functions as a connection pattern that connects the cell channel layers. The pipe channel layers may be formed in thepipe gate 40. The cell channel layers may be formed through the plurality ofconductive layers 31 and the plurality of insulatinglayers 32. In addition, when thechannel layer 37 has a tubular shape, an insulatinglayer 38 may be formed in thechannel layer 37. - The
tunnel insulating layer 36 may include a first tunnel insulating layer surrounding the cell channel layers and a second tunnel insulating layer surrounding the pipe channel layer. Thedata storage layer 35 may include a first data storage layer surrounding the first tunnel insulating layer and a second data storage layer surrounding the second tunnel insulating layer. In addition, thecharge blocking layer 34 may include a first charge blocking layer surrounding the first data storage layer and a second charge blocking layer surrounding the second data storage layer. - The first tunnel insulating layer and the second tunnel insulating layer may be connected in a single layer, the first data storage layer and the second data storage layer may be connected in a single layer, and the first charge blocking layer and the second charge blocking layer may be connected in a single layer.
- The
sacrificial patterns 33 may include first sacrificial patterns surrounding second regions of the first charge blocking layer and a second sacrificial pattern surrounding the second charge blocking layer. In addition, each of thesacrificial patterns 33 may include a firstdielectric pattern 33A and a seconddielectric pattern 33B. - In addition, the semiconductor device may further include at least one third
charge blocking layer 39 interposed between the first charge blocking layer and the conductive layers 31. - According to the above-described structure of the semiconductor device, the second tunnel insulating layer, the second data storage layer surrounding the pipe channel layer, the second charge blocking layer and the second sacrificial pattern may form a gate insulating layer of a pipe transistor. Therefore, the thickness of the gate insulating layer may be sufficiently increased to thereby prevent a variation in a threshold voltage of the pipe transistor.
-
FIG. 5 is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention. Hereinafter, a description of common contents with the earlier described various embodiments is omitted. - As illustrated in
FIG. 5 , the semiconductor device according to an embodiment of the present invention may include at least onefirst source layer 49, at least onesecond source layer 47B, at least onethird source layer 50, a plurality ofconductive layers 41, a plurality of insulatinglayers 42, and an insulatinglayer 48 formed in at least onechannel layer 47A, Further, an embodiment may further include at least onetunnel insulating layer 46, at least onedata storage layer 45, at least onecharge blocking layer 44 and a plurality ofsacrificial patterns 43. In addition, the semiconductor device may further include at least one first slit SL1, at least one second slit SL2, an insulatinglayer 51 in the first slit SL1 and an insulatinglayer 52 in the second slit SL2. - Each of the first and second source layers 49 and 47B may include a doped polysilicon layer, and the
third source layer 50 may include a metal layer such as a tungsten layer. Thefirst source layer 49 may include at least one trench T, and thethird source layer 50 may be formed in the trench T. In addition, thesecond source layer 47B may be formed on an inner surface of the trench T. Thesecond source layer 47B may be interposed between thefirst source layer 49 and thethird source layer 50 and surround thethird source layer 50. Thethird source layer 50 may pass through thesecond source layer 47B and contact thefirst source layer 49. - The
channel layer 47A in the hole H may protrude from thesecond source layer 47B and pass through theconductive layers 41 and the insulating layers 42. Thechannel layer 47A may be coupled integrally with thesecond source layer 47B. For example, thesecond source layer 47B may function as a connection pattern that connects bottoms of the channel layers. - The first slit SL1 may pass through the
conductive layers 41, the insulatinglayers 42 and the trench T and extend to a depth within thefirst source layer 49. Thethird source layer 50 may be formed in a lower part of the first slit SL1, and the insulatinglayer 51 may be formed in the remaining part of the first slit SL1. - The second slit SL2 may be deep enough to pass through the
conductive layers 41 and the insulating layers 42. The insulatinglayer 52 may be formed in the second slit SL2. - The
tunnel insulating layer 46 may include a first tunnel insulating layer surrounding the channel layers 47A and a second tunnel insulating layer surrounding thesecond source layer 47B. Thedata storage layer 45 may include a first data storage layer surrounding the first tunnel insulating layer and a second data storage layer surrounding the second tunnel insulating layer. In addition, thecharge blocking layer 44 may include a first charge blocking layer surrounding the first data storage layer and a second charge blocking layer surrounding the second data storage layer. - The
sacrificial patterns 43 may include first sacrificial patterns surrounding second regions of the first charge blocking layer and a second sacrificial pattern surrounding the second charge blocking layer. In addition, each of thesacrificial patterns 43 may include a first dielectric pattern 43A and a seconddielectric pattern 43B. -
FIG. 6 is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention. Hereinafter, a description of common contents with the earlier described various embodiments is omitted. - As illustrated in
FIG. 6 , the semiconductor device according to an embodiment may include aninterlayer insulating layer 60, at least onefirst source layer 67B, at least onesecond source layer 69, a plurality ofconductive layers 61, a plurality of insulatinglayers 62, an insulating layer 68, at least onechannel layer 67A, at least onetunnel insulating layer 66, at least onedata storage layer 65, at least onecharge blocking layer 64 and a plurality ofsacrificial patterns 63. - The
first source layer 67B may be formed in theinterlayer insulating layer 60, and thesecond source layer 69 may be formed in thefirst source layer 67B. Thechannel layer 67A may protrude from thefirst source layer 67B and pass through theconductive layers 61 and the insulating layers 62. In addition, each of thesacrificial patterns 63 may include a firstdielectric pattern 63A and a second dielectric pattern 63B. - In addition, the semiconductor device may further include at least one first slit SL1, at least one second slit SL2, an insulating
layer 70 in the first slit SL1 and an insulatinglayer 71 in the second slit SL2. - For reference, the
second source layer 69 may pass through thefirst source layer 67B and extend into theinterlayer insulating layer 60. -
FIG. 7 is a cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention. Hereinafter, a description of common contents with earlier described various embodiments is omitted. - As illustrated in
FIG. 7 , the semiconductor device according to an embodiment may include asubstrate 80, a plurality ofconductive layers 81, a plurality of insulatinglayers 82, one or more channel layers 87, at least one moretunnel insulating layer 86, at least onedata storage layer 85, at least one morecharge blocking layer 84 and a plurality ofsacrificial patterns 83. - The
conductive layers 81 and the insulatinglayers 82 may be formed alternately with each other on thesubstrate 80 that includes a source region S. At least one uppermostconductive layer 81 may be an upper selection gate, at least one lowermostconductive layer 81 may be a lower selection gate, and the rest of theconductive layers 81 may be word lines. - The channel layers 87 may protrude from the
substrate 80 and pass through theconductive layers 81 and the insulating layers 82. In addition, when each of the channel layers 87 is formed in a tubular shape manner, an insulating layer 88 may be formed in thechannel layer 87. - Each of the
sacrificial patterns 83 may include a first dielectric pattern 83A and a seconddielectric pattern 83B. -
FIG. 8 is a block diagram illustrating the configuration of a memory system according to an embodiment of the present invention. - As illustrated in
FIG. 8 , amemory system 100 according to an embodiment of the present invention may include anon-volatile memory device 120 and amemory controller 110. - The
non-volatile memory device 120 may have the above-described structure. In addition, thenon-volatile memory device 120 may be a multi-chip package composed of a plurality of flash memory chips. - The
memory controller 110 may be configured to control thenon-volatile memory device 120. Thememory controller 110 may include a static random-access memory (SRAM) 111, a central processing unit (CPU) 112, ahost interface 113, an error correction code circuit (ECC) 114 and amemory interface 115. TheSRAM 111 may function as an operation memory of theCPU 112. TheCPU 112 may perform the general control operation for data exchange of thememory controller 110. Thehost interface 113 may include a data exchange protocol of a host being coupled to thememory system 100. In addition, theECC 114 may detect and correct errors included in a data read from thenon-volatile memory device 120. Thememory interface 115 may interface with thenon-volatile memory device 120. Thememory controller 110 may further include read-only memory (ROM) that may store code data to interface with the host. - The
memory system 100 having the above-described configuration may be a solid state disk (SSD) or a memory card in which thememory device 120 and thememory controller 110 are combined. For example, when thememory system 100 is an SSD, thememory controller 110 may communicate with an external device (e.g., a host) through one of the interface protocols including USB, MMC, PCI-E, SATA, PATA, SCSI, ESDI and IDE. -
FIG. 9 is a block diagram illustrating the configuration of a computing system according to an embodiment of the present invention. - As illustrated in
FIG. 9 , acomputing system 200 according to an embodiment of the present invention may include aCPU 220,RAM 230, a user interface oroutput device 240, a modem orinput device 250 and amemory system 210 that are connected to asystem bus 260. In addition, when thecomputing system 200 is a mobile device, a battery may be further included to apply operating voltage to thecomputing system 200. Thecomputing system 200 may further include application chipsets, a CMOS Image Sensor (CIS) and mobile DRAM. - As described above with reference to
FIG. 8 , thememory system 210 may include anon-volatile memory 212 and amemory controller 211. - According to the present invention, the thickness of word lines may be increased without increasing the overall height of a stacked structure. Therefore, the resistance of the word lines may be reduced so that characteristics of a memory device may be improved. Since a gate insulating layer of a pipe transistor has a sufficient thickness, a variation in a threshold voltage of the pipe transistor may be prevented. In addition, when a charge blocking layer is formed, oxidation of the data storage layer may be minimized so that data retention characteristics may be improved.
- Various embodiments of the present invention have been disclosed above for illustrative purposes. Those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/471,850 US8999787B2 (en) | 2013-03-26 | 2014-08-28 | Semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020130032370A KR20140117211A (en) | 2013-03-26 | 2013-03-26 | Semiconductor device |
KR10-2013-0032370 | 2013-03-26 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/471,850 Division US8999787B2 (en) | 2013-03-26 | 2014-08-28 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
US8847304B1 US8847304B1 (en) | 2014-09-30 |
US20140291751A1 true US20140291751A1 (en) | 2014-10-02 |
Family
ID=51588141
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/942,133 Active US8847304B1 (en) | 2013-03-26 | 2013-07-15 | Semiconductor device |
US14/471,850 Active US8999787B2 (en) | 2013-03-26 | 2014-08-28 | Semiconductor device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/471,850 Active US8999787B2 (en) | 2013-03-26 | 2014-08-28 | Semiconductor device |
Country Status (2)
Country | Link |
---|---|
US (2) | US8847304B1 (en) |
KR (1) | KR20140117211A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106856197A (en) * | 2015-12-03 | 2017-06-16 | 爱思开海力士有限公司 | Semiconductor devices and its manufacture method |
US20170271356A1 (en) * | 2016-03-18 | 2017-09-21 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of manufacturing the same |
CN107346771A (en) * | 2016-05-04 | 2017-11-14 | 爱思开海力士有限公司 | Semiconductor devices and its manufacture method |
US20170373086A1 (en) * | 2016-06-23 | 2017-12-28 | Sandisk Technologies Llc | Amorphous Silicon Layer In Memory Device Which Reduces Neighboring Word Line Interference |
CN107871749A (en) * | 2016-09-23 | 2018-04-03 | 三星电子株式会社 | The method for manufacturing semiconductor devices |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180033794A1 (en) * | 2016-07-27 | 2018-02-01 | Sandisk Technologies Llc | Non-Volatile Memory With Reduced Program Speed Variation |
US10115895B1 (en) * | 2017-09-26 | 2018-10-30 | Sandisk Technologies Llc | Vertical field effect transisitors having a rectangular surround gate and method of making the same |
KR102649536B1 (en) * | 2019-01-23 | 2024-03-21 | 에스케이하이닉스 주식회사 | Nonvolatile memory device and method for fabricating the same |
CN110491880B (en) * | 2019-07-10 | 2020-11-17 | 长江存储科技有限责任公司 | Three-dimensional memory and preparation method thereof |
KR20210106288A (en) * | 2020-02-20 | 2021-08-30 | 에스케이하이닉스 주식회사 | Semiconductor device and manufacturing method of semiconductor device |
CN111769119B (en) * | 2020-06-08 | 2021-06-04 | 长江存储科技有限责任公司 | Memory manufacturing method and memory |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6103574A (en) * | 1998-07-21 | 2000-08-15 | Nec Corporation | Method of manufacturing non-volatile semiconductor memory device having reduced electrical resistance of a source diffusion layer |
US20060205163A1 (en) * | 2005-03-08 | 2006-09-14 | Saysamone Pittikoun | Method of fabricating a non-volatile memory |
US7408220B2 (en) * | 2005-07-11 | 2008-08-05 | Macronix International Co., Ltd. | Non-volatile memory and fabricating method thereof |
US20130207178A1 (en) * | 2012-02-09 | 2013-08-15 | Ki Hong Lee | Semiconductor device and method of manufacturing the same |
US20130240994A1 (en) * | 2012-03-13 | 2013-09-19 | Ki Hong Lee | Semiconductor device and method of manufacturing the same |
US20130334589A1 (en) * | 2012-06-18 | 2013-12-19 | SK Hynix Inc. | Semiconductor device and method of manufacturing the same |
US20140110774A1 (en) * | 2012-10-18 | 2014-04-24 | SK Hynix Inc. | Semiconductor device and method of manufacturing the same |
US20140124729A1 (en) * | 2011-06-10 | 2014-05-08 | Seoul National University R&Db Foundation | 3-dimensional (3d) non-volatile memory device and method of fabricating the same |
US20140138687A1 (en) * | 2012-11-16 | 2014-05-22 | SK Hynix Inc. | Semiconductor device and method of manufacturing the same |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101778287B1 (en) | 2010-08-30 | 2017-09-14 | 삼성전자주식회사 | Semiconductor memory devices and methods for fabricating the same |
KR101792778B1 (en) * | 2010-10-26 | 2017-11-01 | 삼성전자주식회사 | Non-volatile memory device and method of forming the same |
KR101933665B1 (en) * | 2011-05-19 | 2018-12-31 | 삼성전자주식회사 | Method for manufacturing a three dimensional semiconductor memory device |
-
2013
- 2013-03-26 KR KR1020130032370A patent/KR20140117211A/en not_active Application Discontinuation
- 2013-07-15 US US13/942,133 patent/US8847304B1/en active Active
-
2014
- 2014-08-28 US US14/471,850 patent/US8999787B2/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6103574A (en) * | 1998-07-21 | 2000-08-15 | Nec Corporation | Method of manufacturing non-volatile semiconductor memory device having reduced electrical resistance of a source diffusion layer |
US20060205163A1 (en) * | 2005-03-08 | 2006-09-14 | Saysamone Pittikoun | Method of fabricating a non-volatile memory |
US7408220B2 (en) * | 2005-07-11 | 2008-08-05 | Macronix International Co., Ltd. | Non-volatile memory and fabricating method thereof |
US20140124729A1 (en) * | 2011-06-10 | 2014-05-08 | Seoul National University R&Db Foundation | 3-dimensional (3d) non-volatile memory device and method of fabricating the same |
US20130207178A1 (en) * | 2012-02-09 | 2013-08-15 | Ki Hong Lee | Semiconductor device and method of manufacturing the same |
US20130240994A1 (en) * | 2012-03-13 | 2013-09-19 | Ki Hong Lee | Semiconductor device and method of manufacturing the same |
US20130334589A1 (en) * | 2012-06-18 | 2013-12-19 | SK Hynix Inc. | Semiconductor device and method of manufacturing the same |
US20140110774A1 (en) * | 2012-10-18 | 2014-04-24 | SK Hynix Inc. | Semiconductor device and method of manufacturing the same |
US20140138687A1 (en) * | 2012-11-16 | 2014-05-22 | SK Hynix Inc. | Semiconductor device and method of manufacturing the same |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106856197A (en) * | 2015-12-03 | 2017-06-16 | 爱思开海力士有限公司 | Semiconductor devices and its manufacture method |
US9716099B2 (en) * | 2015-12-03 | 2017-07-25 | SK Hynix Inc. | Semiconductor device and manufacturing method thereof |
CN106856197B (en) * | 2015-12-03 | 2020-10-27 | 爱思开海力士有限公司 | Semiconductor device and method for manufacturing the same |
US20170271356A1 (en) * | 2016-03-18 | 2017-09-21 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of manufacturing the same |
US9997535B2 (en) * | 2016-03-18 | 2018-06-12 | Toshiba Memory Corporation | Semiconductor memory device and method of manufacturing the same |
CN107346771A (en) * | 2016-05-04 | 2017-11-14 | 爱思开海力士有限公司 | Semiconductor devices and its manufacture method |
KR20170125584A (en) * | 2016-05-04 | 2017-11-15 | 에스케이하이닉스 주식회사 | Semiconductor device and manufacturing method thereof |
KR102598723B1 (en) * | 2016-05-04 | 2023-11-07 | 에스케이하이닉스 주식회사 | Semiconductor device and manufacturing method thereof |
US20170373086A1 (en) * | 2016-06-23 | 2017-12-28 | Sandisk Technologies Llc | Amorphous Silicon Layer In Memory Device Which Reduces Neighboring Word Line Interference |
US9859298B1 (en) * | 2016-06-23 | 2018-01-02 | Sandisk Technologies Llc | Amorphous silicon layer in memory device which reduces neighboring word line interference |
CN107871749A (en) * | 2016-09-23 | 2018-04-03 | 三星电子株式会社 | The method for manufacturing semiconductor devices |
Also Published As
Publication number | Publication date |
---|---|
KR20140117211A (en) | 2014-10-07 |
US8999787B2 (en) | 2015-04-07 |
US8847304B1 (en) | 2014-09-30 |
US20140370675A1 (en) | 2014-12-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8999787B2 (en) | Semiconductor device | |
US10424597B2 (en) | Semiconductor device and manufacturing method thereof | |
US10985177B2 (en) | Method of manufacturing a semiconductor device having non-overlapping slits at one side of the channel layers of a memory block | |
US9202780B2 (en) | Three dimensional semiconductor device including pads | |
US9576977B2 (en) | Semiconductor device and method of manufacturing the same | |
US9941291B2 (en) | Three-dimensional non-volatile memory device | |
US9373540B2 (en) | Semiconductor device and method of fabricating the same | |
US9455272B2 (en) | Semiconductor device and method of manufacturing the same | |
US9082658B2 (en) | Semiconductor memory device and method of manufacturing the same | |
US8878277B2 (en) | 3D non-volatile memory device and method of manufacturing the same | |
US9099348B2 (en) | Semiconductor device and method of manufacturing the same | |
US9496273B2 (en) | Three-dimensional nonvolatile memory device | |
US8803215B2 (en) | Semiconductor device and method of manufacturing the same | |
US20140103417A1 (en) | Semiconductor device and method of manufacturing the same | |
US8698231B2 (en) | Semiconductor device and method of manufacturing the same | |
US9287289B2 (en) | Semiconductor device and method of manufacturing the same | |
US9252230B2 (en) | Semiconductor device and method of manufacturing the same | |
US9691841B2 (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SK HYNIX INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, KI HONG;PYI, SEUNG HO;JEON, SEOK MIN;REEL/FRAME:030798/0700 Effective date: 20130702 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |