US20140264838A1 - Method and Apparatus for a Conductive Bump Structure - Google Patents
Method and Apparatus for a Conductive Bump Structure Download PDFInfo
- Publication number
- US20140264838A1 US20140264838A1 US13/889,053 US201313889053A US2014264838A1 US 20140264838 A1 US20140264838 A1 US 20140264838A1 US 201313889053 A US201313889053 A US 201313889053A US 2014264838 A1 US2014264838 A1 US 2014264838A1
- Authority
- US
- United States
- Prior art keywords
- layer
- conductive
- conductive layer
- passivation layer
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 83
- 238000002161 passivation Methods 0.000 claims abstract description 84
- 230000008569 process Effects 0.000 claims abstract description 58
- 238000007772 electroless plating Methods 0.000 claims abstract description 53
- 239000000758 substrate Substances 0.000 claims abstract description 35
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims description 18
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 16
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 14
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 9
- 229910052802 copper Inorganic materials 0.000 claims description 9
- 239000010949 copper Substances 0.000 claims description 9
- 229910052763 palladium Inorganic materials 0.000 claims description 9
- 229910052782 aluminium Inorganic materials 0.000 claims description 8
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 8
- 229910052759 nickel Inorganic materials 0.000 claims description 8
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 7
- 229910052697 platinum Inorganic materials 0.000 claims description 7
- 239000010936 titanium Substances 0.000 claims description 7
- 229910052719 titanium Inorganic materials 0.000 claims description 7
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 6
- 229910052718 tin Inorganic materials 0.000 claims description 6
- 239000011135 tin Substances 0.000 claims description 5
- 238000009740 moulding (composite fabrication) Methods 0.000 description 25
- 238000012545 processing Methods 0.000 description 13
- 239000000203 mixture Substances 0.000 description 11
- 239000000463 material Substances 0.000 description 10
- 238000004519 manufacturing process Methods 0.000 description 8
- 239000007769 metal material Substances 0.000 description 8
- 229920002120 photoresistant polymer Polymers 0.000 description 8
- 230000015572 biosynthetic process Effects 0.000 description 7
- 239000004065 semiconductor Substances 0.000 description 7
- 229910000679 solder Inorganic materials 0.000 description 7
- 238000000151 deposition Methods 0.000 description 5
- 238000005530 etching Methods 0.000 description 5
- 238000000059 patterning Methods 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- 229910000765 intermetallic Inorganic materials 0.000 description 3
- 238000001465 metallisation Methods 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000001505 atmospheric-pressure chemical vapour deposition Methods 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 239000000919 ceramic Substances 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000007654 immersion Methods 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910001080 W alloy Inorganic materials 0.000 description 1
- YVIMHTIMVIIXBQ-UHFFFAOYSA-N [SnH3][Al] Chemical compound [SnH3][Al] YVIMHTIMVIIXBQ-UHFFFAOYSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000012993 chemical processing Methods 0.000 description 1
- 239000003638 chemical reducing agent Substances 0.000 description 1
- 238000005553 drilling Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000004070 electrodeposition Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 230000005496 eutectics Effects 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910021645 metal ion Inorganic materials 0.000 description 1
- 238000001000 micrograph Methods 0.000 description 1
- 238000000386 microscopy Methods 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 229920002577 polybenzoxazole Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000002230 thermal chemical vapour deposition Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
- H01L23/49894—Materials of the insulating layers or coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
Definitions
- multiple semiconductor dies may be manufactured concurrently with each other by forming dies at the same time on a semiconductor wafer.
- the semiconductor dies may contain multiple devices such as transistors, resistors, capacitors, inductors, and the like, using, e.g., a combination of implantation, deposition, masking, etching, annealing, and passivating steps during the manufacturing process. Once formed, these devices may be connected to each other to form functional units and/or circuits using alternating layers of metallization and dielectric layers.
- Contacts may be formed on the metallization and dielectric layers in order to provide external connection to the devices within the semiconductor dies.
- the individual semiconductor dies may be singulated from the wafer.
- the semiconductor dies may be integrated as part of a larger system or integrated circuit such as a three-dimensional integrated circuit (“3DIC”), which may be formed by stacking and interconnecting dies on top of each other.
- the contacts may be bumps such as micro-bumps or controlled collapse chip connection (“C4”) bumps.
- FIG. 1 illustrates a cross-sectional view of a device according to an embodiment
- FIG. 2 illustrates a cross-sectional view of another device according to another embodiment
- FIGS. 3-8 illustrate various intermediate stages of forming an embodiment
- FIG. 9 illustrates a cross-sectional X-ray secondary-emission microscopy image of a conductive layer formed according to an embodiment.
- FIG. 1 illustrates a cross-sectional view of a device 100 according to an embodiment.
- the device 100 may include a substrate 110 , a passivation layer 120 , one or more conductive through vias (“TVs”) 130 and one or more conductive structures 140 .
- a pair of conductive structures 140 is illustrated in FIG. 1 for illustrative purposes only and is not meant to limit the scope of the present embodiments.
- Each conductive structure 140 may include a conductive layer 142 and a conductive bump 144 .
- the TV 130 may extend through both the substrate 110 and the passivation layer 120 . As shown in FIG. 1 , the TV 130 may be formed to extend or protrude past a top surface 120 a of the passivation layer 120 to a height H. In various embodiments, the height H may range from approximately 0.05 ⁇ m to 0.5 ⁇ m.
- the conductive layer 142 may be formed directly over the TV 130 and/or the passivation layer 120 using one or more electroless plating processes.
- the conductive layer 142 may have a non-planar surface, which is described in more detail in FIG. 9 , below.
- the conductive layer 142 may include a first layer 142 . 1 and a second layer 142 . 2 .
- Each of the first and the second layers 142 . 1 , 142 . 1 may be formed using one or more electroless plating process.
- the first layer 142 . 1 may be made of copper, aluminum, titanium, tin palladium, platinum, combinations thereof or the like.
- the second layer 142 . 2 may be formed of nickel, titanium, tin aluminum, palladium, platinum combinations thereof or the like.
- the conductive bump 144 may comprise a solder bump or paste that may be mounted or printed onto a top surface 142 a of the conductive layer 142 .
- the solder bump or solder paste may be reflowed to form the conductive bump 144 for the conductive structure 140 .
- the reflowing may form an inter-metallic compound (“IMC”) layer 143 between the conductive bump 144 and the conductive layer 142 , which may also have a non-planar surface.
- IMC inter-metallic compound
- the conductive structures 140 may be referred to as micro-bump or C4 structures herein.
- Forming the conductive layer(s) 142 using one or more electroless plating processes may decrease the overall manufacturing cost and/or lead time for forming the conductive structure(s) 140 as compared to previous techniques for forming micro-bump or C4 structures.
- previous techniques for forming micro-bump or C4 structures utilized a multi-step process that included depositing or sputtering an intermediate under-bump metallization (“UBM”) or seed layer over a TV and passivation layer; forming and patterning a photoresist layer over the UBM or seed layer; sputtering or depositing conductive materials over the UBM layer; removing the photoresist layer; and then finally etching and removing of portions of the UBM layer that were not covered by the conductive materials.
- UBM under-bump metallization
- the conductive layer(s) 142 of the embodiments of the present disclosure may alleviate the need for the forming, patterning and etching of an intermediate UBM layer during the formation of the conductive structure(s) 140 .
- the first layer 142 . 1 may be aligned with and formed directly over the TV 130 without the need for a patterned photoresist layer to provide such alignment.
- the first layer 142 . 1 may be formed directly over the TV 130 without an intermediate UBM layer between the first layer 142 . 1 and the TV 130 and without a patterned photoresist mask to align the first layer 142 .
- the second layer 142 . 2 may be formed directly on the first layer 142 . 1 using a second electroless plating process.
- the second layer 142 . 2 may provide for good adhesion between the first layer 142 . 1 and the conductive bump 144 .
- the second layer 142 . 2 may be configured provide a barrier to prevent the interdiffusion of materials for the first layer 142 . 1 and the conductive bump 144 .
- two layers are shown for the conductive layer 142 .
- the conductive layer 142 may have more or fewer layers.
- Electroless plating is an auto-catalytic chemical processing technique used to form or deposit a first metal-based material over a surface of a body or device, wherein the surface or portions of the surface comprise a second metal-based material. Electroless plating typically involves exposing and/or immersing the second metal-based surface portions of the body or device to a chemical solution comprising the first metal-based material.
- the chemical solution may also comprise a reducing agent that may react with metal ions of the first and second metal-based materials in order to deposit the first metal-based material over the exposed portions of the second metal-based material.
- the first metal-based material may be deposited or formed in a conformal manner over the exposed portions of the second metal-based material of the body or device.
- Embodiments of the present disclosure may also utilize combination electroless plating processes such as, for example, electroless plating such as electroless nickel, electroless palladium, immersion gold (“ENEPIG”), or electroless nickel immersion gold (“ENIG”).
- electroless plating such as electroless nickel,
- the conductive layer(s) 142 may be formed directly over the TV(s) 130 without the need of an intermediate UBM layer.
- the conductive layer(s) 142 may promote adhesion between the conductive structure(s) 140 and the TV(s) 130 .
- the conductive layer(s) 142 may be self-aligned to the TV(s) 130 without the need for an aligning photoresist layer.
- forming the conductive layer(s) 142 using one or more electroless plating processes may decrease the number of processing steps and/or materials that may be used in forming the conductive layer(s) 142 , which, in turn, may decrease the overall manufacturing cost and/or lead time for forming the conductive structure(s) 140 as compared to previous techniques.
- the conductive layer 142 may have a critical dimension (“CD”) and a thickness, T.
- the thickness T may range from approximately 3 ⁇ m to approximately 20 ⁇ m.
- the critical dimension CD may range from approximately 20 ⁇ m to approximately 200 ⁇ m.
- the conductive layer 142 may be formed using one or more electroless plating processes to have a CD to the thickness ratio, “CD/T ratio,” that may be greater than or equal to approximately 1 and less than approximately 20, depending on processing variations for the electroless plating processes.
- solution composition for an electroless plating process may be varied to change the material composition and the CD/T ratio for the conductive layer 142 .
- a CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20, which may promote adhesion between the conductive bump 144 and the conductive layer 142 .
- the conductive layer 142 may be formed having sides that taper from the top surface 142 a of the conductive layer 142 down to the top surface 120 a of the passivation layer 120 .
- the taper of the conductive layer 142 may gradually narrow until the conductive layer 142 meets the top surface 120 a of the passivation layer 120 .
- the tapering may result from the one or more electroless plating processes used to form the conductive layer 142 .
- the conductive layer 142 may include the first layer 142 . 1 and the second layer 142 . 2 , each of the first and second layers 142 . 1 , 142 .
- the taper of the conductive layer 142 may vary based on processing variations for the electroless plating processes such as material composition for the electroless plating solution and/or processing time.
- the substrate 110 may be a substrate, a silicon substrate, an organic substrate, a ceramic substrate, a laminate substrate, an interposer, a packaged die or the like.
- the passivation layer 120 may be formed of, for example, a polyimide layer, polybenzoxazole (“PBO”), benzocyclobutene (“BCB”), a non-photosensitive polymer, and in alternative embodiments, may be formed of nitride, carbide, silicon oxide, silicon nitride, low-k dielectrics such as carbon doped oxides, extremely low-k dielectrics such as porous carbon doped silicon dioxide combinations thereof, and/or other like material.
- the passivation layer 120 may be formed to a thickness ranging from approximately 0.5 ⁇ m to approximately 2.5 ⁇ m.
- FIG. 1 illustrates that the passivation layer 120 may have optional steps formed around the TVs 130 , which may promote formation of the conductive layer 142 having a CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20.
- the steps may be formed by forming and patterning another passivation layer (not shown) over the passivation layer 120 .
- the TV(s) 130 may be formed of copper, aluminum, gold, tungsten alloys thereof or the like.
- the conductive bump 144 may comprise lead free solder, eutectic lead or the like.
- FIG. 9 provides an X-ray secondary-emission microscopy (“XSEM”) image of an illustrative example of a conductive layer having tapered sides formed directly over a TV and a passivation layer.
- XSEM X-ray secondary-emission microscopy
- FIG. 2 illustrates a device 200 formed according to another embodiment.
- the device 200 may include a substrate 210 , a passivation layer 220 , a first plurality of conductive TVs 230 . 1 - 230 .N, a second plurality of conductive TVs 240 . 1 - 240 .M, and one or more conductive structures 250 .
- a pair of conductive structures 250 is illustrated in FIG. 2 for illustrative purposes only and is not meant to limit the scope of the embodiments of the present disclosure.
- Each conductive structure 250 may include a conductive layer 252 and a conductive bump 254 .
- the first plurality of TVs 230 . 1 - 230 .N may collectively be referred to as a first TV 230 .
- the second plurality of TVs 240 . 1 - 240 .M may collectively be referred to as a second TV 240 .
- the number N of the first plurality of TVs 230 . 1 - 230 .N may be equal to or different from the number M of the second plurality of TVs 240 . 1 - 240 .M.
- FIG. 2 illustrates that a conductive structure may be formed directly over a plurality of TVs, wherein the plurality of TVs may collectively form a TV that may extend through a device.
- the first plurality of TVs 230 . 1 - 230 .N for the first TV 230 and the second plurality of TVs 240 . 1 - 240 .M for the second TV 240 , respectively, may provide a redundancy for the first and second TVs 230 , 240 for extending through the substrate 210 and the passivation layer 220 .
- the first and second TVs 230 , 240 may be formed to extend or protrude past a top surface 220 a of the passivation layer 220 to a height H.
- the height H may range from approximately 0.05 ⁇ m to 0.5 ⁇ m.
- the conductive layer(s) 252 may be formed directly over the first and second TVs 230 , 240 and the passivation layer 220 using one or more electroless plating processes.
- the conductive layer 252 may include a first layer 252 . 1 and a second layer 252 . 2 .
- Each of the first and the second layers 252 . 1 , 252 . 1 may be formed using one or more electroless plating process.
- two layers are shown for the conductive layer 252 .
- the conductive layer 252 may have more or fewer layers.
- the conductive bump 254 may comprise a solder bump or paste that may be mounted or printed onto a top surface 252 a the conductive layer 252 .
- the solder bump or solder paste may be reflowed to form the conductive bump 254 for the conductive structure 250 .
- the reflowing may form an inter-metallic compound (“IMC”) layer 253 between the conductive bump 254 and the conductive layer 252 , which may also have a non-planar surface.
- IMC inter-metallic compound
- the conductive layer(s) 252 may be formed directly over the first and second TVs 230 , 240 without the need of an intermediate UBM layer.
- the conductive layer(s) 252 may promote adhesion between the conductive structure(s) 250 and the first and second TVs 230 , 240 .
- the conductive layer(s) 252 may be self-aligned to the first and second TVs 230 , 240 without the need for an aligning photoresist layer.
- the conductive layer 252 may have a critical dimension (“CD”) and a thickness, T.
- the conductive layer 252 may be formed using one or more electroless plating processes to have a CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20, depending on processing variations for the electroless plating processes.
- solution composition for an electroless plating process may be varied to change the material composition and the CD/T ratio for the conductive layer 252 .
- a CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20, which may promote adhesion between the conductive bumps 254 and the corresponding conductive layers 252 .
- FIG. 2 illustrates that the passivation layer 220 may have optional steps formed around the first and second TVs 230 , 240 which may promote formation of the conductive layer 252 having a CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20.
- the steps may be formed by forming and patterning another passivation layer (not shown) over the passivation layer 220 .
- the conductive layer 252 may be formed having sides that taper from the top surface 252 a of the conductive layer 252 down to the top surface 220 a of the passivation layer 220 .
- the taper of the conductive layer 252 may gradually narrow until the conductive layer 252 meets the top surface 220 a of the passivation layer 220 .
- the tapering may result from the one or more electroless plating processes used to form the conductive layer 252 .
- the conductive layer 252 may include the first layer 252 . 1 and the second layer 252 . 2 , each of the first and second layers 252 . 1 , 252 .
- the taper of the conductive layer 252 may vary based on processing variations for the electroless plating processes, such as material composition for the electroless plating solution and/or processing time.
- FIG. 9 provides an XSEM image of an illustrative example of a conductive layer having tapered sides formed directly over a TV and a passivation layer.
- FIGS. 3-8 illustrate various intermediate stages of forming a structure 300 according to an embodiment.
- the structure 300 may include a substrate 310 having a passivation layer 320 formed thereon.
- the substrate 310 may be substrate, a silicon substrate, an organic substrate, a ceramic substrate, a laminate substrate, an interposer, or the like.
- the passivation layer 320 may be formed using, for example, sputtering, spin coating, a plasma process, such as plasma enhanced chemical vapor deposition (“PECVD”), thermal chemical vapor deposition (“CVD”), atmospheric pressure CVD (“APCVD”), physical vapor deposition (“PVD”) and the like.
- PECVD plasma enhanced chemical vapor deposition
- CVD thermal chemical vapor deposition
- APCVD atmospheric pressure CVD
- PVD physical vapor deposition
- the passivation layer 320 may be formed to a thickness ranging from approximately 0.5 ⁇ m to approximately 2.5 ⁇ m.
- one or more TVs 410 may be formed through the passivation layer 320 and the substrate 310 . Openings (not shown) in the passivation layer 320 and the substrate 310 may be formed using one or more etching processes, which may include dry etching, wet etching or combinations thereof, drilling processes or the like. In an embodiment, one or more photoresist layers (not shown) may be formed and patterned over the passivation layer 320 and the openings (not shown) may be formed according to the pattern using one or more etching processes. The openings formed through the passivation layer 320 and the substrate 310 may be filled with a conductive material using electrochemical deposition, electro plating or the like to form the TV(s) 410 .
- the TV(s) 410 may be formed to extend or protrude past a top surface 320 a of the passivation layer 320 to a height H.
- the height H is exaggerated in FIG. 4 a for illustrative purposes only. In various embodiments, the height H may range from approximately 0.05 ⁇ m to 0.5 ⁇ m.
- forming the first TV(s) 410 may involve forming and patterning one or more photoresist layers (not shown) over the passivation layer, forming openings (not shown) through the passivation layer 320 and the substrate 310 , and depositing the TV(s) 410 in the openings.
- Forming the TVs 410 to extend above the top surface 320 a of the passivation layer 320 may provide several advantages.
- the portion of the TV 410 that extends past the top surface 320 a of the passivation layer 320 may provide an increased conductive surface area on which to subsequently form a conductive layer (e.g., conductive layer 142 of FIG. 1 ) using an electroless plating process.
- the increased surface area may also promote formation of the conductive layer (not shown in FIG. 4 ) over the TVs 410 , which may aid in ensuring a CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20.
- manufacturing guidelines e.g., deposition time, etc.
- Forming a conductive layer (not shown) using one or more electroless plating processes may effectively fill-in gaps or steps that may be present between the TVs 410 and the top surface 320 a of the passivation layer 320 .
- processing time and/or cost may be reduced for formation of the TVs 410 according to embodiments of the present disclosure.
- the passivation layer 320 may be etched away around the TV 410 in a manner such that a step may be formed around the TV 410 .
- the passivation layer 320 step may encircle the TV 410 .
- the passivation layer 320 step may promote formation of a conductive layer (not shown in FIG. 4 ) over the TV 410 having a CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20
- a plurality of TVs 420 . 1 - 420 .N may be formed through the passivation layer 320 and the substrate 310 .
- the plurality of TVs 420 . 1 - 420 .N may provide a redundancy for the TV 420 that may pass through the passivation layer 320 and the substrate 310 .
- the passivation layer 320 may be etched away around the TV 420 in a manner such that a step may be formed around the TV 420 .
- the passivation layer 320 step may encircle the TV 420 .
- the passivation layer step may promote formation of a conductive layer (not shown in FIG. 4 ) over the TV 420 having a CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20.
- a first conductive layer 510 may be formed over the TV(s) 410 using a first electroless plating process.
- the first conductive layer 510 may have a non-planar surface, which is described in more detail in FIG. 9 , below.
- the first conductive layer 510 may be formed of copper, aluminum, titanium, tin, palladium, platinum, combinations thereof or the like.
- the first conductive layer 510 may have sides 510 a that may taper to the top surface 320 a of the passivation layer 320 .
- the taper of the first conductive layer 510 may gradually narrow until the first conductive layer 150 meets the top surface 320 a of the passivation layer 320 .
- the tapering may result from the first electroless plating process.
- the taper of the sides 510 a may vary based on processing variations for the first electroless plating process such as material composition of the electroless plating solution and/or processing time.
- a second conductive layer 610 may be formed on the first conductive layer 510 using a second electroless plating process.
- the second conductive layer 610 may have a non-planar surface, which is described in more detail in FIG. 9 , below.
- the second conductive layer 610 may have sides 610 a that may taper to the top surface 320 a of the passivation layer 320 or to the first conductive layer 510 .
- the tapering may result from the second electroless plating process.
- the taper of the conductive layer 610 may gradually narrow until the conductive layer 610 meets the top surface 320 a of the passivation layer 320 or the first conductive layer 510 .
- the taper of the sides 510 a may vary based on processing variations for the second electroless plating process such as material composition of the electroless plating solution and/or processing time.
- the second conductive layer 610 may be formed of nickel, titanium, aluminum, tin, palladium, platinum combinations thereof or the like.
- the first conductive layer 510 and the second conductive layer 610 may be collectively referred to as conductive layer 620 .
- the conductive layer 620 may be formed have a CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20, depending on processing variations for the electroless plating processes.
- conductive balls 710 may be mounted on the conductive layer 620 .
- a flux material (not shown) may be dispensed over the conductive layer 620 , which may keep the conductive balls 710 in place on the conductive layers before a reflow may be performed.
- the conductive balls 710 may have a diameter D ranging from approximately 20 ⁇ m to approximately 200 ⁇ m. A ratio of the diameter D of the conductive balls 710 to the CD of the conductive layer(s) 620 may range from 1 to 2.
- a conductive paste 720 may be formed on the conductive layer 620 .
- the conductive paste 720 may be printed or deposited on the conductive layer 620 using a print mask (not shown) to align the conductive paste 720 to the conductive layer 620 .
- the conductive paste may be formed to a height Hp, which may range from approximately 20 ⁇ m to approximately 200 ⁇ m.
- a reflow process may be performed to reflow the conductive balls 710 of FIG. 7 a or the conductive paste 720 of FIG. 7 b to form conductive bumps 810 for the structure 300 .
- the conductive bumps 810 and the conductive layers 620 may together form a conductive structure 820 .
- the reflowing may form an inter-metallic compound (“IMC”) layer 811 between the conductive bumps 810 and the conductive layers 620 , which may also have a non-planar surface.
- IMC inter-metallic compound
- FIG. 9 illustrates a cross-sectional XSEM image 900 of a conductive layer 940 formed according to an embodiment.
- the cross-sectional XSEM image illustrates a substrate 910 , a passivation layer 920 , a TV 930 and the conductive layer 940 formed over the TV 930 .
- a portion of the passivation layer 920 has been removed to form a ring or step around the TV 930 .
- the conductive layer 940 has been formed directly over the TV 930 using an electroless copper plating process.
- the conductive layer 940 may taper from a top surface 940 a of the conductive layer 940 to the passivation layer 920 .
- the taper of the conductive layer 940 may gradually narrow until the conductive layer 940 meets the passivation layer 920 .
- the conductive layer 940 shown in FIG. 9 has a CD of approximately 97 ⁇ m and a thickness T of approximately 9.8 ⁇ m. Accordingly, the CD/T ratio of the conductive layer 940 is approximately 9.9 ⁇ m, which falls within the range of a CD/T ratio of greater than or equal to approximately 1 and less than approximately 20. As further illustrated in FIG.
- the top surface 940 a of the conductive layer 940 may be non-planar across the CD of the conductive layer 940 .
- the non-planar top surface 940 a is a product of the electroless copper plating process used to form the conductive layer 940 .
- an apparatus may comprise a substrate; a passivation layer formed over the substrate; a first through via (TV) formed through the substrate and the passivation layer, wherein a first surface of the first TV extends above a first surface of the passivation layer; a conductive layer formed directly over the first TV and the passivation layer, the conductive layer having a non-planar surface and sides that taper from a first surface of the conductive layer to the first surface of the passivation layer; a conductive bump formed directly over the conductive layer.
- TV through via
- a method may comprise forming a first through via (TV) through a substrate and a passivation layer, wherein the first TV having a first surface extending above the first surface of the passivation layer; forming a conductive layer over the first TV, the conductive layer having a non-planar surface and having sides that taper from a first surface of the conductive layer to the first surface of the passivation layer, wherein the conductive layer is formed at least in part using an electroless plating process; and forming a conductive bump on the conductive layer.
- TV through via
- the method may comprise forming a plurality of through vias (TVs) through a passivation layer and a substrate, wherein the plurality of TVs extend above a first surface of the passivation layer; forming one or more conductive layers directly over a first group of the plurality of TVs using one or more electroless plating processes, the one or more conductive layers having a non-planar surface, wherein sides of the one or more conductive layers taper from an uppermost conductive layer of the one or more conductive layers down to the first surface of the passivation layer; and forming a conductive bump on the uppermost conductive layer of the one or more conductive layers.
- TVs through vias
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- The present application claims priority to U.S. Provisional Patent Application Ser. No. 61/777,025 filed on Mar. 12, 2013, which application is hereby incorporated by reference herein. The present application is related to co-pending U.S. patent application Ser. No. 13/795,081, entitled “Method and Apparatus for a Conductive Pillar Structure,” filed on Mar. 12, 2013, commonly assigned to the assignee of the present application, which application is hereby incorporated by reference herein.
- In a semiconductor manufacturing process, multiple semiconductor dies may be manufactured concurrently with each other by forming dies at the same time on a semiconductor wafer. The semiconductor dies may contain multiple devices such as transistors, resistors, capacitors, inductors, and the like, using, e.g., a combination of implantation, deposition, masking, etching, annealing, and passivating steps during the manufacturing process. Once formed, these devices may be connected to each other to form functional units and/or circuits using alternating layers of metallization and dielectric layers.
- Contacts may be formed on the metallization and dielectric layers in order to provide external connection to the devices within the semiconductor dies. The individual semiconductor dies may be singulated from the wafer. The semiconductor dies may be integrated as part of a larger system or integrated circuit such as a three-dimensional integrated circuit (“3DIC”), which may be formed by stacking and interconnecting dies on top of each other. The contacts may be bumps such as micro-bumps or controlled collapse chip connection (“C4”) bumps.
- For a more complete understanding of the present embodiments, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
-
FIG. 1 illustrates a cross-sectional view of a device according to an embodiment; -
FIG. 2 illustrates a cross-sectional view of another device according to another embodiment; -
FIGS. 3-8 illustrate various intermediate stages of forming an embodiment; and -
FIG. 9 illustrates a cross-sectional X-ray secondary-emission microscopy image of a conductive layer formed according to an embodiment. - The making and using of the embodiments of the present disclosure are discussed in detail below. It should be appreciated, however, that the present disclosure provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the disclosed subject matter, and do not limit the scope of the different embodiments. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements.
-
FIG. 1 illustrates a cross-sectional view of adevice 100 according to an embodiment. As illustrated inFIG. 1 , thedevice 100 may include asubstrate 110, apassivation layer 120, one or more conductive through vias (“TVs”) 130 and one or moreconductive structures 140. A pair ofconductive structures 140 is illustrated inFIG. 1 for illustrative purposes only and is not meant to limit the scope of the present embodiments. Eachconductive structure 140 may include aconductive layer 142 and aconductive bump 144. - The
TV 130 may extend through both thesubstrate 110 and thepassivation layer 120. As shown inFIG. 1 , theTV 130 may be formed to extend or protrude past atop surface 120 a of thepassivation layer 120 to a height H. In various embodiments, the height H may range from approximately 0.05 μm to 0.5 μm. - The
conductive layer 142 may be formed directly over theTV 130 and/or thepassivation layer 120 using one or more electroless plating processes. Theconductive layer 142 may have a non-planar surface, which is described in more detail inFIG. 9 , below. In an embodiment, theconductive layer 142 may include a first layer 142.1 and a second layer 142.2. Each of the first and the second layers 142.1, 142.1 may be formed using one or more electroless plating process. In various embodiments, the first layer 142.1 may be made of copper, aluminum, titanium, tin palladium, platinum, combinations thereof or the like. In various embodiments, the second layer 142.2 may be formed of nickel, titanium, tin aluminum, palladium, platinum combinations thereof or the like. - In various embodiments, the
conductive bump 144 may comprise a solder bump or paste that may be mounted or printed onto atop surface 142 a of theconductive layer 142. The solder bump or solder paste may be reflowed to form theconductive bump 144 for theconductive structure 140. In an embodiment, the reflowing may form an inter-metallic compound (“IMC”)layer 143 between theconductive bump 144 and theconductive layer 142, which may also have a non-planar surface. Theconductive structures 140 may be referred to as micro-bump or C4 structures herein. - Forming the conductive layer(s) 142 using one or more electroless plating processes may decrease the overall manufacturing cost and/or lead time for forming the conductive structure(s) 140 as compared to previous techniques for forming micro-bump or C4 structures. For example, previous techniques for forming micro-bump or C4 structures utilized a multi-step process that included depositing or sputtering an intermediate under-bump metallization (“UBM”) or seed layer over a TV and passivation layer; forming and patterning a photoresist layer over the UBM or seed layer; sputtering or depositing conductive materials over the UBM layer; removing the photoresist layer; and then finally etching and removing of portions of the UBM layer that were not covered by the conductive materials.
- In contrast, the conductive layer(s) 142 of the embodiments of the present disclosure, which may be formed using one or more electroless plating processes, may alleviate the need for the forming, patterning and etching of an intermediate UBM layer during the formation of the conductive structure(s) 140. Further, using the first electroless plating processes, the first layer 142.1 may be aligned with and formed directly over the
TV 130 without the need for a patterned photoresist layer to provide such alignment. For example, using a first electroless plating process, the first layer 142.1 may be formed directly over theTV 130 without an intermediate UBM layer between the first layer 142.1 and theTV 130 and without a patterned photoresist mask to align the first layer 142.1 to theTV 130. The second layer 142.2 may be formed directly on the first layer 142.1 using a second electroless plating process. The second layer 142.2 may provide for good adhesion between the first layer 142.1 and theconductive bump 144. The second layer 142.2 may be configured provide a barrier to prevent the interdiffusion of materials for the first layer 142.1 and theconductive bump 144. For illustrative purposes, two layers are shown for theconductive layer 142. However, in various embodiments, theconductive layer 142 may have more or fewer layers. - Electroless plating is an auto-catalytic chemical processing technique used to form or deposit a first metal-based material over a surface of a body or device, wherein the surface or portions of the surface comprise a second metal-based material. Electroless plating typically involves exposing and/or immersing the second metal-based surface portions of the body or device to a chemical solution comprising the first metal-based material. The chemical solution may also comprise a reducing agent that may react with metal ions of the first and second metal-based materials in order to deposit the first metal-based material over the exposed portions of the second metal-based material. The first metal-based material may be deposited or formed in a conformal manner over the exposed portions of the second metal-based material of the body or device. Embodiments of the present disclosure may also utilize combination electroless plating processes such as, for example, electroless plating such as electroless nickel, electroless palladium, immersion gold (“ENEPIG”), or electroless nickel immersion gold (“ENIG”).
- Thus, using one or more electroless plating processes, the conductive layer(s) 142 may be formed directly over the TV(s) 130 without the need of an intermediate UBM layer. The conductive layer(s) 142 may promote adhesion between the conductive structure(s) 140 and the TV(s) 130. Further, using one or more electroless plating processes, the conductive layer(s) 142 may be self-aligned to the TV(s) 130 without the need for an aligning photoresist layer. Accordingly, forming the conductive layer(s) 142 using one or more electroless plating processes, as described for the present embodiments, may decrease the number of processing steps and/or materials that may be used in forming the conductive layer(s) 142, which, in turn, may decrease the overall manufacturing cost and/or lead time for forming the conductive structure(s) 140 as compared to previous techniques.
- As illustrated in
FIG. 1 , theconductive layer 142 may have a critical dimension (“CD”) and a thickness, T. In various embodiments, the thickness T may range from approximately 3 μm to approximately 20 μm. In various embodiments, the critical dimension CD may range from approximately 20 μm to approximately 200 μm. In various embodiments, theconductive layer 142 may be formed using one or more electroless plating processes to have a CD to the thickness ratio, “CD/T ratio,” that may be greater than or equal to approximately 1 and less than approximately 20, depending on processing variations for the electroless plating processes. For example, solution composition for an electroless plating process may be varied to change the material composition and the CD/T ratio for theconductive layer 142. A CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20, which may promote adhesion between theconductive bump 144 and theconductive layer 142. - As shown in
FIG. 1 , theconductive layer 142 may be formed having sides that taper from thetop surface 142 a of theconductive layer 142 down to thetop surface 120 a of thepassivation layer 120. The taper of theconductive layer 142 may gradually narrow until theconductive layer 142 meets thetop surface 120 a of thepassivation layer 120. The tapering may result from the one or more electroless plating processes used to form theconductive layer 142. In an embodiment wherein theconductive layer 142 may include the first layer 142.1 and the second layer 142.2, each of the first and second layers 142.1, 142.2 may also be formed having sides that taper in a similar manner as a result of the one or more electroless plating processes used to form the first and second layers 142.1, 142.2. The taper of theconductive layer 142 may vary based on processing variations for the electroless plating processes such as material composition for the electroless plating solution and/or processing time. - In various embodiments, the
substrate 110 may be a substrate, a silicon substrate, an organic substrate, a ceramic substrate, a laminate substrate, an interposer, a packaged die or the like. In various embodiments, thepassivation layer 120 may be formed of, for example, a polyimide layer, polybenzoxazole (“PBO”), benzocyclobutene (“BCB”), a non-photosensitive polymer, and in alternative embodiments, may be formed of nitride, carbide, silicon oxide, silicon nitride, low-k dielectrics such as carbon doped oxides, extremely low-k dielectrics such as porous carbon doped silicon dioxide combinations thereof, and/or other like material. In various embodiments, thepassivation layer 120 may be formed to a thickness ranging from approximately 0.5 μm to approximately 2.5 μm. -
FIG. 1 illustrates that thepassivation layer 120 may have optional steps formed around theTVs 130, which may promote formation of theconductive layer 142 having a CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20. In an embodiment, the steps may be formed by forming and patterning another passivation layer (not shown) over thepassivation layer 120. In various embodiments, the TV(s) 130 may be formed of copper, aluminum, gold, tungsten alloys thereof or the like. In various embodiments, theconductive bump 144 may comprise lead free solder, eutectic lead or the like. - It should be noted that the taper of the sides of the
conductive layer 142 shown inFIG. 1 are provided for illustrative purposes only and are not meant to limit the scope of the embodiments discussed herein.FIG. 9 , discussed in more detail below, provides an X-ray secondary-emission microscopy (“XSEM”) image of an illustrative example of a conductive layer having tapered sides formed directly over a TV and a passivation layer. -
FIG. 2 illustrates adevice 200 formed according to another embodiment. Thedevice 200 may include asubstrate 210, apassivation layer 220, a first plurality of conductive TVs 230.1-230.N, a second plurality of conductive TVs 240.1-240.M, and one or moreconductive structures 250. A pair ofconductive structures 250 is illustrated inFIG. 2 for illustrative purposes only and is not meant to limit the scope of the embodiments of the present disclosure. Eachconductive structure 250 may include aconductive layer 252 and aconductive bump 254. - The first plurality of TVs 230.1-230.N may collectively be referred to as a
first TV 230. The second plurality of TVs 240.1-240.M may collectively be referred to as asecond TV 240. In various embodiments, the number N of the first plurality of TVs 230.1-230.N may be equal to or different from the number M of the second plurality of TVs 240.1-240.M. As compared toFIG. 1 ,FIG. 2 illustrates that a conductive structure may be formed directly over a plurality of TVs, wherein the plurality of TVs may collectively form a TV that may extend through a device. The first plurality of TVs 230.1-230.N for thefirst TV 230 and the second plurality of TVs 240.1-240.M for thesecond TV 240, respectively, may provide a redundancy for the first andsecond TVs substrate 210 and thepassivation layer 220. As shown inFIG. 2 , the first andsecond TVs top surface 220 a of thepassivation layer 220 to a height H. In various embodiments, the height H may range from approximately 0.05 μm to 0.5 μm. - The conductive layer(s) 252 may be formed directly over the first and
second TVs passivation layer 220 using one or more electroless plating processes. In an embodiment, theconductive layer 252 may include a first layer 252.1 and a second layer 252.2. Each of the first and the second layers 252.1, 252.1 may be formed using one or more electroless plating process. For illustrative purposes, two layers are shown for theconductive layer 252. However, in various embodiments, theconductive layer 252 may have more or fewer layers. In various embodiments, theconductive bump 254 may comprise a solder bump or paste that may be mounted or printed onto atop surface 252 a theconductive layer 252. The solder bump or solder paste may be reflowed to form theconductive bump 254 for theconductive structure 250. In an embodiment, the reflowing may form an inter-metallic compound (“IMC”)layer 253 between theconductive bump 254 and theconductive layer 252, which may also have a non-planar surface. - Using one or more electroless plating processes, the conductive layer(s) 252 may be formed directly over the first and
second TVs second TVs second TVs - As illustrated in
FIG. 2 , theconductive layer 252 may have a critical dimension (“CD”) and a thickness, T. In various embodiments, theconductive layer 252 may be formed using one or more electroless plating processes to have a CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20, depending on processing variations for the electroless plating processes. For example, solution composition for an electroless plating process may be varied to change the material composition and the CD/T ratio for theconductive layer 252. A CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20, which may promote adhesion between theconductive bumps 254 and the correspondingconductive layers 252. -
FIG. 2 illustrates that thepassivation layer 220 may have optional steps formed around the first andsecond TVs conductive layer 252 having a CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20. In an embodiment, the steps may be formed by forming and patterning another passivation layer (not shown) over thepassivation layer 220. - As shown in
FIG. 2 , theconductive layer 252 may be formed having sides that taper from thetop surface 252 a of theconductive layer 252 down to thetop surface 220 a of thepassivation layer 220. The taper of theconductive layer 252 may gradually narrow until theconductive layer 252 meets thetop surface 220 a of thepassivation layer 220. The tapering may result from the one or more electroless plating processes used to form theconductive layer 252. In an embodiment wherein theconductive layer 252 may include the first layer 252.1 and the second layer 252.2, each of the first and second layers 252.1, 252.2 may also be formed having sides that taper in a similar manner as a result of the one or more electroless plating processes used to form the first and second layers 252.1, 252.2. The taper of theconductive layer 252 may vary based on processing variations for the electroless plating processes, such as material composition for the electroless plating solution and/or processing time. - It should be noted that the taper of the sides of the
conductive layer 252 shown inFIG. 2 are provided for illustrative purposes only and are not meant to limit the scope of the embodiments discussed herein.FIG. 9 , discussed in more detail below, provides an XSEM image of an illustrative example of a conductive layer having tapered sides formed directly over a TV and a passivation layer. -
FIGS. 3-8 illustrate various intermediate stages of forming astructure 300 according to an embodiment. Referring toFIG. 3 , thestructure 300 may include asubstrate 310 having apassivation layer 320 formed thereon. In various embodiments, thesubstrate 310 may be substrate, a silicon substrate, an organic substrate, a ceramic substrate, a laminate substrate, an interposer, or the like. In various embodiments, thepassivation layer 320 may be formed using, for example, sputtering, spin coating, a plasma process, such as plasma enhanced chemical vapor deposition (“PECVD”), thermal chemical vapor deposition (“CVD”), atmospheric pressure CVD (“APCVD”), physical vapor deposition (“PVD”) and the like. In various embodiments, thepassivation layer 320 may be formed to a thickness ranging from approximately 0.5 μm to approximately 2.5 μm. - Referring to
FIG. 4 a, one ormore TVs 410 may be formed through thepassivation layer 320 and thesubstrate 310. Openings (not shown) in thepassivation layer 320 and thesubstrate 310 may be formed using one or more etching processes, which may include dry etching, wet etching or combinations thereof, drilling processes or the like. In an embodiment, one or more photoresist layers (not shown) may be formed and patterned over thepassivation layer 320 and the openings (not shown) may be formed according to the pattern using one or more etching processes. The openings formed through thepassivation layer 320 and thesubstrate 310 may be filled with a conductive material using electrochemical deposition, electro plating or the like to form the TV(s) 410. - As shown in
FIG. 4 a, the TV(s) 410 may be formed to extend or protrude past atop surface 320 a of thepassivation layer 320 to a height H. The height H is exaggerated inFIG. 4 a for illustrative purposes only. In various embodiments, the height H may range from approximately 0.05 μm to 0.5 μm. As discussed above, forming the first TV(s) 410 may involve forming and patterning one or more photoresist layers (not shown) over the passivation layer, forming openings (not shown) through thepassivation layer 320 and thesubstrate 310, and depositing the TV(s) 410 in the openings. - Forming the
TVs 410 to extend above thetop surface 320 a of thepassivation layer 320 may provide several advantages. First, the portion of theTV 410 that extends past thetop surface 320 a of thepassivation layer 320 may provide an increased conductive surface area on which to subsequently form a conductive layer (e.g.,conductive layer 142 ofFIG. 1 ) using an electroless plating process. The increased surface area may also promote formation of the conductive layer (not shown inFIG. 4 ) over theTVs 410, which may aid in ensuring a CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20. - Second, by allowing the
TVs 410 to extend above thetop surface 320 a of thepassivation layer 320, manufacturing guidelines (e.g., deposition time, etc.) maybe relaxed for processes used to form theTVs 410. Forming a conductive layer (not shown) using one or more electroless plating processes may effectively fill-in gaps or steps that may be present between theTVs 410 and thetop surface 320 a of thepassivation layer 320. Thus, processing time and/or cost may be reduced for formation of theTVs 410 according to embodiments of the present disclosure. - In another embodiment, also shown in
FIG. 4 a, thepassivation layer 320 may be etched away around theTV 410 in a manner such that a step may be formed around theTV 410. Thepassivation layer 320 step may encircle theTV 410. Thepassivation layer 320 step may promote formation of a conductive layer (not shown inFIG. 4 ) over theTV 410 having a CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20 - In an alternate embodiment, as illustrated in
FIG. 4 b, a plurality of TVs 420.1-420.N, which may collectively be referred to asTV 420, may be formed through thepassivation layer 320 and thesubstrate 310. The plurality of TVs 420.1-420.N may provide a redundancy for theTV 420 that may pass through thepassivation layer 320 and thesubstrate 310. In another embodiment, also shown inFIG. 4 b, thepassivation layer 320 may be etched away around theTV 420 in a manner such that a step may be formed around theTV 420. Thepassivation layer 320 step may encircle theTV 420. The passivation layer step may promote formation of a conductive layer (not shown inFIG. 4 ) over theTV 420 having a CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20. - Referring to
FIG. 5 , a firstconductive layer 510 may be formed over the TV(s) 410 using a first electroless plating process. The firstconductive layer 510 may have a non-planar surface, which is described in more detail inFIG. 9 , below. In various embodiments, the firstconductive layer 510 may be formed of copper, aluminum, titanium, tin, palladium, platinum, combinations thereof or the like. The firstconductive layer 510 may havesides 510 a that may taper to thetop surface 320 a of thepassivation layer 320. The taper of the firstconductive layer 510 may gradually narrow until the first conductive layer 150 meets thetop surface 320 a of thepassivation layer 320. The tapering may result from the first electroless plating process. The taper of thesides 510 a may vary based on processing variations for the first electroless plating process such as material composition of the electroless plating solution and/or processing time. - As shown in
FIG. 6 , a secondconductive layer 610 may be formed on the firstconductive layer 510 using a second electroless plating process. The secondconductive layer 610 may have a non-planar surface, which is described in more detail inFIG. 9 , below. The secondconductive layer 610 may havesides 610 a that may taper to thetop surface 320 a of thepassivation layer 320 or to the firstconductive layer 510. The tapering may result from the second electroless plating process. The taper of theconductive layer 610 may gradually narrow until theconductive layer 610 meets thetop surface 320 a of thepassivation layer 320 or the firstconductive layer 510. The taper of thesides 510 a may vary based on processing variations for the second electroless plating process such as material composition of the electroless plating solution and/or processing time. The secondconductive layer 610 may be formed of nickel, titanium, aluminum, tin, palladium, platinum combinations thereof or the like. The firstconductive layer 510 and the secondconductive layer 610 may be collectively referred to asconductive layer 620. Theconductive layer 620 may be formed have a CD/T ratio that may be greater than or equal to approximately 1 and less than approximately 20, depending on processing variations for the electroless plating processes. - In an embodiment, as shown in
FIG. 7 a,conductive balls 710 may be mounted on theconductive layer 620. In an embodiment, a flux material (not shown) may be dispensed over theconductive layer 620, which may keep theconductive balls 710 in place on the conductive layers before a reflow may be performed. Theconductive balls 710 may have a diameter D ranging from approximately 20 μm to approximately 200 μm. A ratio of the diameter D of theconductive balls 710 to the CD of the conductive layer(s) 620 may range from 1 to 2. - In another embodiment, as shown in
FIG. 7 b, aconductive paste 720 may be formed on theconductive layer 620. Theconductive paste 720 may be printed or deposited on theconductive layer 620 using a print mask (not shown) to align theconductive paste 720 to theconductive layer 620. The conductive paste may be formed to a height Hp, which may range from approximately 20 μm to approximately 200 μm. - As shown in
FIG. 8 , a reflow process may be performed to reflow theconductive balls 710 ofFIG. 7 a or theconductive paste 720 ofFIG. 7 b to formconductive bumps 810 for thestructure 300. Theconductive bumps 810 and theconductive layers 620 may together form aconductive structure 820. In an embodiment, the reflowing may form an inter-metallic compound (“IMC”)layer 811 between theconductive bumps 810 and theconductive layers 620, which may also have a non-planar surface. -
FIG. 9 illustrates across-sectional XSEM image 900 of aconductive layer 940 formed according to an embodiment. The cross-sectional XSEM image illustrates asubstrate 910, apassivation layer 920, aTV 930 and theconductive layer 940 formed over theTV 930. A portion of thepassivation layer 920 has been removed to form a ring or step around theTV 930. Theconductive layer 940 has been formed directly over theTV 930 using an electroless copper plating process. - As illustrated in
FIG. 9 , theconductive layer 940 may taper from atop surface 940 a of theconductive layer 940 to thepassivation layer 920. The taper of theconductive layer 940 may gradually narrow until theconductive layer 940 meets thepassivation layer 920. Theconductive layer 940 shown inFIG. 9 has a CD of approximately 97 μm and a thickness T of approximately 9.8 μm. Accordingly, the CD/T ratio of theconductive layer 940 is approximately 9.9 μm, which falls within the range of a CD/T ratio of greater than or equal to approximately 1 and less than approximately 20. As further illustrated inFIG. 9 , thetop surface 940 a of theconductive layer 940 may be non-planar across the CD of theconductive layer 940. The non-planartop surface 940 a is a product of the electroless copper plating process used to form theconductive layer 940. - In an embodiment, an apparatus is provided. The apparatus may comprise a substrate; a passivation layer formed over the substrate; a first through via (TV) formed through the substrate and the passivation layer, wherein a first surface of the first TV extends above a first surface of the passivation layer; a conductive layer formed directly over the first TV and the passivation layer, the conductive layer having a non-planar surface and sides that taper from a first surface of the conductive layer to the first surface of the passivation layer; a conductive bump formed directly over the conductive layer.
- In an embodiment, a method is provided. The method may comprise forming a first through via (TV) through a substrate and a passivation layer, wherein the first TV having a first surface extending above the first surface of the passivation layer; forming a conductive layer over the first TV, the conductive layer having a non-planar surface and having sides that taper from a first surface of the conductive layer to the first surface of the passivation layer, wherein the conductive layer is formed at least in part using an electroless plating process; and forming a conductive bump on the conductive layer.
- In another embodiment, another method is provided. The method may comprise forming a plurality of through vias (TVs) through a passivation layer and a substrate, wherein the plurality of TVs extend above a first surface of the passivation layer; forming one or more conductive layers directly over a first group of the plurality of TVs using one or more electroless plating processes, the one or more conductive layers having a non-planar surface, wherein sides of the one or more conductive layers taper from an uppermost conductive layer of the one or more conductive layers down to the first surface of the passivation layer; and forming a conductive bump on the uppermost conductive layer of the one or more conductive layers.
- Although the present embodiments and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the disclosure as defined by the appended claims. For example, it will be readily understood by those skilled in the art that the structures and ordering of steps as described above may be varied while remaining within the scope of the present disclosure.
- Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/889,053 US8847389B1 (en) | 2013-03-12 | 2013-05-07 | Method and apparatus for a conductive bump structure |
TW102134321A TWI495070B (en) | 2013-03-12 | 2013-09-24 | Method and apparatus for a conductive bump structure |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201361777025P | 2013-03-12 | 2013-03-12 | |
US13/889,053 US8847389B1 (en) | 2013-03-12 | 2013-05-07 | Method and apparatus for a conductive bump structure |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140264838A1 true US20140264838A1 (en) | 2014-09-18 |
US8847389B1 US8847389B1 (en) | 2014-09-30 |
Family
ID=51523882
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/889,053 Active US8847389B1 (en) | 2013-03-12 | 2013-05-07 | Method and apparatus for a conductive bump structure |
Country Status (2)
Country | Link |
---|---|
US (1) | US8847389B1 (en) |
TW (1) | TWI495070B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8994171B2 (en) | 2013-03-12 | 2015-03-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for a conductive pillar structure |
US11195785B2 (en) * | 2019-12-02 | 2021-12-07 | Samsung Electronics Co., Ltd. | Interposer with through electrode having a wiring protection layer |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI658520B (en) * | 2017-07-07 | 2019-05-01 | 恆勁科技股份有限公司 | Method for fabricating bump structures on chips with panel type process |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6515361B2 (en) * | 2001-01-20 | 2003-02-04 | Siliconware Precision Industries Co., Ltd. | Cavity down ball grid array (CD BGA) package |
US7253520B2 (en) * | 2001-10-11 | 2007-08-07 | Oki Electric Industry Co., Ltd. | CSP semiconductor device having signal and radiation bump groups |
US7834462B2 (en) * | 2007-09-17 | 2010-11-16 | Qimonda Ag | Electric device, stack of electric devices, and method of manufacturing a stack of electric devices |
US20120056315A1 (en) * | 2010-09-02 | 2012-03-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Alignment Marks in Substrate Having Through-Substrate Via (TSV) |
US20130285257A1 (en) * | 2011-10-28 | 2013-10-31 | Kevin J. Lee | 3d interconnect structure comprising through-silicon vias combined with fine pitch backside metal redistribution lines fabricated using a dual damascene type approach |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4997757B2 (en) * | 2005-12-20 | 2012-08-08 | 富士通株式会社 | Thin film capacitor and method for manufacturing the same, electronic device and circuit board |
KR101278526B1 (en) * | 2007-08-30 | 2013-06-25 | 삼성전자주식회사 | Semiconductor device and method of manufacturing the semiconductor device, and flip chip package and method of manufacturing the flip chip package |
TWI387754B (en) * | 2009-09-08 | 2013-03-01 | Jung Tang Huang | Cmos process compatible mems probe card |
US8492878B2 (en) * | 2010-07-21 | 2013-07-23 | International Business Machines Corporation | Metal-contamination-free through-substrate via structure |
TWI436466B (en) * | 2011-04-27 | 2014-05-01 | Ind Tech Res Inst | Filled through-silicon via and the fabrication method thereof |
-
2013
- 2013-05-07 US US13/889,053 patent/US8847389B1/en active Active
- 2013-09-24 TW TW102134321A patent/TWI495070B/en active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6515361B2 (en) * | 2001-01-20 | 2003-02-04 | Siliconware Precision Industries Co., Ltd. | Cavity down ball grid array (CD BGA) package |
US7253520B2 (en) * | 2001-10-11 | 2007-08-07 | Oki Electric Industry Co., Ltd. | CSP semiconductor device having signal and radiation bump groups |
US7834462B2 (en) * | 2007-09-17 | 2010-11-16 | Qimonda Ag | Electric device, stack of electric devices, and method of manufacturing a stack of electric devices |
US20120056315A1 (en) * | 2010-09-02 | 2012-03-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Alignment Marks in Substrate Having Through-Substrate Via (TSV) |
US20130285257A1 (en) * | 2011-10-28 | 2013-10-31 | Kevin J. Lee | 3d interconnect structure comprising through-silicon vias combined with fine pitch backside metal redistribution lines fabricated using a dual damascene type approach |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8994171B2 (en) | 2013-03-12 | 2015-03-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for a conductive pillar structure |
US9379080B2 (en) | 2013-03-12 | 2016-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for a conductive pillar structure |
US11195785B2 (en) * | 2019-12-02 | 2021-12-07 | Samsung Electronics Co., Ltd. | Interposer with through electrode having a wiring protection layer |
US11587859B2 (en) | 2019-12-02 | 2023-02-21 | Samsung Electronics Co., Ltd. | Wiring protection layer on an interposer with a through electrode |
Also Published As
Publication number | Publication date |
---|---|
US8847389B1 (en) | 2014-09-30 |
TW201436149A (en) | 2014-09-16 |
TWI495070B (en) | 2015-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11387183B2 (en) | Semiconductor package having a semiconductor device bonded to a circuit substrate through connection terminals and dummy conductors and method of manufacturing the same | |
US10290604B2 (en) | Substrateless integrated circuit packages and methods of forming same | |
US9472524B2 (en) | Copper-containing layer on under-bump metallization layer | |
US9601372B2 (en) | Method of forming metal pads with openings in integrated circuits including forming a polymer plug extending into a metal pad | |
US9401308B2 (en) | Packaging devices, methods of manufacture thereof, and packaging methods | |
US20190139922A1 (en) | Multi-Chip Package and Method of Formation | |
US9437564B2 (en) | Interconnect structure and method of fabricating same | |
US20110227216A1 (en) | Under-Bump Metallization Structure for Semiconductor Devices | |
US20140015122A1 (en) | Method of Forming Post Passivation Interconnects | |
US8294264B2 (en) | Radiate under-bump metallization structure for semiconductor devices | |
US10037953B2 (en) | Contact pad for semiconductor devices | |
US8865586B2 (en) | UBM formation for integrated circuits | |
US8847389B1 (en) | Method and apparatus for a conductive bump structure | |
US10347563B2 (en) | Barrier structures between external electrical connectors | |
US9379080B2 (en) | Method and apparatus for a conductive pillar structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHANG, JUNG-HUA;HUANG, CHENG-LIN;LIN, JING-CHENG;REEL/FRAME:030368/0119 Effective date: 20130429 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |