US20140235008A1 - Back side illumination (bsi) sensors, manufacturing methods thereof, and semiconductor device manufacturing methods - Google Patents
Back side illumination (bsi) sensors, manufacturing methods thereof, and semiconductor device manufacturing methods Download PDFInfo
- Publication number
- US20140235008A1 US20140235008A1 US13/772,008 US201313772008A US2014235008A1 US 20140235008 A1 US20140235008 A1 US 20140235008A1 US 201313772008 A US201313772008 A US 201313772008A US 2014235008 A1 US2014235008 A1 US 2014235008A1
- Authority
- US
- United States
- Prior art keywords
- insulating material
- forming
- workpiece
- grid
- back side
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 29
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 25
- 238000005286 illumination Methods 0.000 title claims abstract description 13
- 239000011810 insulating material Substances 0.000 claims abstract description 176
- 239000000463 material Substances 0.000 claims description 57
- 238000000034 method Methods 0.000 claims description 36
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 15
- 238000000059 patterning Methods 0.000 claims description 9
- 239000000377 silicon dioxide Substances 0.000 claims description 6
- 229910044991 metal oxide Inorganic materials 0.000 claims description 5
- 150000004706 metal oxides Chemical class 0.000 claims description 5
- -1 LaOx‘ Inorganic materials 0.000 claims description 4
- 229910052681 coesite Inorganic materials 0.000 claims description 4
- 229910052906 cristobalite Inorganic materials 0.000 claims description 4
- 229910052682 stishovite Inorganic materials 0.000 claims description 4
- 229910052905 tridymite Inorganic materials 0.000 claims description 4
- 229910003070 TaOx Inorganic materials 0.000 claims description 3
- 229910003134 ZrOx Inorganic materials 0.000 claims description 3
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 3
- 229910004205 SiNX Inorganic materials 0.000 claims description 2
- 229910003465 moissanite Inorganic materials 0.000 claims description 2
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 37
- 229920002120 photoresistant polymer Polymers 0.000 description 11
- 239000004020 conductor Substances 0.000 description 8
- 235000012431 wafers Nutrition 0.000 description 8
- 238000012545 processing Methods 0.000 description 7
- 238000001459 lithography Methods 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 239000000758 substrate Substances 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 229910017107 AlOx Inorganic materials 0.000 description 2
- 239000006117 anti-reflective coating Substances 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000012447 hatching Effects 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 230000031700 light absorption Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1464—Back illuminated imager structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14685—Process for coatings or optical elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1462—Coatings
- H01L27/14621—Colour filter arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14625—Optical elements or arrangements associated with the device
- H01L27/14627—Microlenses
Definitions
- Semiconductor devices are used in a variety of electronic applications, such as personal computers, cell phones, digital cameras, and other electronic equipment, as examples. Semiconductor devices are typically fabricated by sequentially depositing insulating or dielectric layers, conductive layers, and semiconductive layers of material over a semiconductor substrate, and patterning or processing the substrate and/or the various material layers using lithography to form circuit components and elements thereon.
- Dozens or hundreds of integrated circuits are typically manufactured on a single semiconductor wafer.
- the individual dies are singulated by sawing the integrated circuits along a scribe line.
- the individual dies are then packaged separately, in multi-chip modules, or in other types of packaging, for example.
- Integrated circuit dies are typically formed on a front side of semiconductor wafers.
- the integrated circuit dies may comprise various electronic components, such as transistors, diodes, resistors, capacitors, and other devices.
- the integrated circuit dies may comprise various functions, such as logic memory, processors, and/or other functions.
- CMOS image sensors are used in cameras, cell phones, and other devices for capturing images.
- Back side illumination (BSI) image sensors are CMOS image sensors in which light enters from a back side of a substrate, rather than the front side.
- BSI sensors are capable of capturing more of an image signal than front side illumination sensors due to a reduced reflection of light.
- FIGS. 1 through 4 show cross-sectional views of a method of forming a dielectric grid on a back side of a workpiece at various stages of manufacturing in accordance with some embodiments of the present disclosure
- FIG. 5 is a bottom view of a portion of the grid in accordance with an embodiment
- FIG. 6 is a cross-sectional view of a back side illumination (BSI) sensor including the grid in accordance with an embodiment
- FIG. 7 is a more detailed view of a portion of the BSI sensor shown in FIG. 6 ;
- FIG. 8 is a more detailed view of a portion of a BSI sensor in accordance with other embodiments, wherein the grid members comprise tapered sidewalls;
- FIG. 9 is a schematic of a BSI sensor in which the grid may be implemented in accordance with some embodiments.
- FIG. 10 is a flow chart illustrating a method of manufacturing a semiconductor device including the grid in accordance with some embodiments.
- Embodiments of the present disclosure are related to manufacturing methods for semiconductor devices and BSI sensors. Novel methods of forming dielectric grids on a back side of a workpiece of semiconductor devices and BSI sensors will be described herein.
- FIGS. 1 through 4 show cross-sectional views of a method of forming a grid 110 (see FIG. 4 ) on a back side 108 of a workpiece 102 at various stages of manufacturing in accordance with some embodiments of the present disclosure.
- the workpiece 102 may include a semiconductor substrate comprising silicon or other semiconductor materials and may be covered by an insulating layer, for example.
- the workpiece 102 may include active components or circuits, not shown.
- the workpiece 102 may comprise silicon oxide over single-crystal silicon, for example.
- the workpiece 102 may include conductive layers or other semiconductor elements, such as transistors, diodes, capacitors, resistors, inductors, etc.
- the workpiece 102 may comprise a silicon-on-insulator (SOI) or a germanium-on-insulator (GOI) substrate, as examples.
- SOI silicon-on-insulator
- GOI germanium-on-insulator
- the workpiece 102 comprises a silicon wafer having a thickness of about 2 to 4 ⁇ m after forming the various material layers thereon, as shown in FIG. 1 .
- the workpiece 102 may comprise other dimensions.
- a plurality of integrated circuits 104 is formed within the workpiece 102 , as shown in FIG. 1 .
- a single integrated circuit 104 is formed within the workpiece 102 (not shown).
- the single integrated circuit 104 or the plurality of integrated circuits 104 comprises an array of BSI sensors in some embodiments.
- the workpiece 102 includes a front side 106 and a back side 108 that is opposite the front side 106 .
- the integrated circuits 104 are disposed proximate the back side 108 of the workpiece 102 in some embodiments. In other embodiments, the integrated circuits 104 are disposed proximate the front side 106 of the workpiece 102 .
- the integrated circuits 104 include one or more photodiodes, e.g., the integrated circuits 104 may comprise an array of a plurality of photodiodes that are adapted to sense light 130 (not shown in FIG. 1 ; see FIG. 6 ) that enters the semiconductor device 100 from the back side 108 of the workpiece 102 , to be described further herein.
- the front side 106 of the workpiece 102 comprises a bottom side of the workpiece 102 in the view shown in FIG. 1 .
- the back side 108 of the workpiece 102 comprises a top side of the workpiece 102 in the view shown in FIG. 1 .
- the integrated circuits 104 or groups of the integrated circuits 104 on the workpiece 102 will later be singulated into individual dies in some embodiments, not shown in the drawings.
- the grid 110 may be formed before, or after, the integrated circuits 104 are formed within the workpiece 102 . Portions of the integrated circuits 104 may be formed on the front side 106 of the workpiece 102 , and the grid 110 may be formed on the back side 108 of the workpiece 102 , and then the remainder of the integrated circuits 104 may be formed on the front side 106 of the workpiece 102 in other embodiments.
- the integrated circuits 104 formed within the workpiece 102 are not shown in detail in the figures.
- the integrated circuits 104 may comprise electronic components such as transistors, diodes, photodiodes, resistors, capacitors, inductors, conductive lines and vias, and/or other devices.
- the integrated circuits 104 may comprise one or more functions, such as logic, memory, processors, and/or other functions and/or circuitry.
- the integrated circuits 104 comprise portions of a BSI sensor, such as pixel units and wiring layers, in some embodiments, to be described further herein.
- one or more insulating material layers 109 are formed on the front side 106 of the workpiece 102 , as shown in FIG. 1 .
- the insulating material layers 109 comprise an inter-layer dielectric (ILD) in some embodiments, for example.
- the insulating material layers 109 may comprise low dielectric constant materials having a dielectric constant less than a dielectric constant of SiO 2 , insulating materials such as SiO 2 , SiN, SiC, other dielectric materials, or combinations and multiple layers thereof, as examples.
- one or more conductive material layers 112 are formed over the insulating material layers 109 .
- the conductive material layers 112 comprise an inter-metal layer (IML) in some embodiments, for example.
- the conductive material layers 112 comprise wiring layers disposed within one or more insulating materials.
- the wiring layers may comprise Cu, Al, and/or other conductive materials commonly used for interconnects.
- the conductive material layers 112 may be formed in a back end of line (BEOL) process, for example.
- BEOL back end of line
- the insulating material layers 109 and conductive material layers 112 may comprise other materials and functions, and the insulating material layers 109 and/or conductive material layers 112 may not be included in some embodiments.
- an insulating material 114 is formed over the back side 108 of the workpiece 102 .
- the insulating material 114 comprises an anti-reflective coating (ARC) in some embodiments that comprises a material adapted to dampen reflected light from surfaces and material layers in subsequent photolithography processes.
- ARC anti-reflective coating
- the insulating material 114 may comprise a thickness of about 1 to 10 nm of SiO 2 , as an example, although alternatively, the insulating material 114 may comprise other materials and dimensions. In some embodiments, the insulating material 114 comprises a thickness of about 10 nm or less. Insulating material 114 is not included in some embodiments. Insulating material 114 is also referred to herein, e.g., in some of the claims, as a fourth insulating material 114 .
- An insulating material 116 is formed over the insulating material 114 , or over the back side 108 of the workpiece 102 if the insulating material 114 is not included, also shown in FIG. 1 .
- the insulating material 116 is also referred to herein, (e.g., in some of the claims) as a first insulating material.
- the insulating material 116 comprises HfO x , TaO x , ZrO x , LaO x , AlO x , or combinations or multiple layers thereof in some embodiments.
- the insulating material 116 comprises a metal oxide in some embodiments.
- the insulating material 116 comprises a high dielectric constant (k) insulating material having a dielectric constant or k value greater than a dielectric constant of silicon dioxide, which is about 3.9. In some embodiments, the insulating material 116 has a dielectric constant that is less than a dielectric constant of a subsequently deposited insulating material 118 , also shown in FIG. 1 .
- the insulating material 116 comprises a thickness of about 10 nm to about 100 nm in some embodiments, for example. Alternatively, the insulating material 116 may comprise other materials and dimensions.
- An insulating material 118 is deposited over the back side 108 of the workpiece 102 .
- the insulating material 118 is formed over the insulating material 116 , as shown in FIG. 1 .
- the insulating material 118 is also referred to herein (e.g., in the claims) as a second insulating material.
- the insulating material 118 comprises a material layer from which at least a portion of the grid 110 will be formed in accordance with some embodiments, using a patterning and/or lithography process.
- the insulating material 118 comprises SiO x , SiN x , SiC, or combinations or multiple layers thereof in some embodiments.
- the insulating material 118 comprises a thickness of several nm to about 100 nm in some embodiments.
- the insulating material 118 comprises a dielectric constant (k value) of about 10 or less in some embodiments.
- the insulating material 118 may comprise other materials, dimensions, and k values.
- a layer of photoresist 119 is formed over the insulating material 118 , also shown in FIG. 1 .
- the layer of photoresist 119 is patterned using lithography with a desired pattern for the grid 110 .
- the layer of photoresist 119 may be patterned by exposing the layer of photoresist 119 to energy or light transmitted through or reflected from a lithography mask (not shown) having a desired pattern for the grid 110 thereon.
- the layer of photoresist 119 is then developed, and exposed (or unexposed, depending on whether the layer of photoresist 119 comprises a positive or negative photoresist) portions of the layer of photoresist 119 are ashed and/or etched away, leaving patterns in the layer of photoresist 119 , as shown in phantom (e.g., in dashed lines) in FIG. 1 at 119 ′.
- the patterned layer of photoresist 119 is then used as an etch mask during an etch process, and portions of the insulating material 118 are etched away. A top portion of insulating material 116 is also etched away in some embodiments. Less than about 10 nm of the insulating material 116 is etched away in some embodiments, for example. Alternatively, the amount of the insulating material 116 that is removed may comprise other dimensions.
- the patterned insulating material 118 comprises the grid 110 in some embodiments. In other embodiments, the patterned insulating material 118 and the top portion of insulating material 116 comprise the grid 110 , as shown in FIG. 2 .
- the grid 110 is also referred to herein as a dielectric grid 110 .
- the layer of photoresist 119 is then removed.
- An insulating material 120 is then formed over the patterned insulating material 118 , as shown in FIG. 3 .
- the insulating material 120 is also formed over the exposed sidewalls of the top portion of insulating material 116 , in some embodiments. In other embodiments, the insulating material 120 is not formed on the exposed sidewalls of the top portion of insulating material 116 .
- the insulating material 120 is also formed on exposed top surfaces of insulating material 116 , as shown in FIG. 3 .
- the insulating material 120 is substantially conformal and lines the top surfaces and sidewalls of patterned insulating material 118 , in some embodiments.
- patterning the insulating material 118 exposes a portion of the insulating material 116 between a plurality of members 122 of the grid 110 , as shown in FIG. 2 .
- Insulating material 120 is formed over the patterned insulating material 118 and also over the exposed portion of insulating material 116 , as shown in FIG. 3 .
- Insulating material 120 comprises a portion of the grid 110 in some embodiments. In some embodiments, insulating material 120 is not included, and insulating material 120 does not comprise a portion of the grid 110 , as another example.
- Insulating material 120 is also referred to herein, e.g., in some of the claims, as a third insulating material.
- the third insulating material 120 comprises an insulating material having a higher dielectric constant (k) than a dielectric constant (k value) of the second insulating material 118 .
- Insulating material 120 comprises a metal oxide in some embodiments, for example.
- Insulating material 120 comprises HfO x , TaO x , ZrO x , LaO x , AlO x , or combinations or multiple layers thereof in some embodiments.
- Insulating material 120 comprises a high-k dielectric capping material in some embodiments, as another example.
- Insulating material 120 comprises a thickness of about 2 nm to about 10 nm in some embodiments, for example.
- the insulating material 120 comprises a high k insulating material having a k value greater than a dielectric constant of silicon dioxide, which is about 3.9.
- the insulating material 120 may comprise other materials, dimensions, and k values.
- insulating material 120 comprises the same material as insulating material 116 . In other embodiments, insulating material 120 comprises a different material than insulating material 116 .
- the various insulating materials 114 , 116 , 118 , and 120 may be formed using deposition techniques such as chemical vapor deposition (CVD), physical vapor deposition (PVD), or atomic layer deposition (ALD), as examples. Alternatively, other methods may be used to form the insulating materials 114 , 116 , 118 , and 120 .
- CVD chemical vapor deposition
- PVD physical vapor deposition
- ALD atomic layer deposition
- the insulating material 120 disposed on the top surfaces of insulating material 116 is left remaining, as shown in FIG. 3 .
- insulating material 120 is removed from over the top surfaces of insulating material 116 using a lithography process, as shown in FIG. 4 .
- Insulating material 120 is removed from over the exposed portion of insulating material 116 between the plurality of members 122 of the grid 110 , in some embodiments, for example.
- the same lithography mask used to pattern insulating material 118 may advantageously be used to remove the insulating material 120 from over the top surfaces of insulating material 116 in some embodiments, for example.
- the pattern in insulating material 118 and in the top portion of insulating material 116 in some embodiments, and also in insulating material 120 that lines insulating material 118 and/or insulating material 116 comprises a grid shape. Some dimensions of the grid 110 are also illustrated in the cross-sectional view of FIG. 4 .
- the grid 110 comprises a plurality of members 122 (also referred to herein as members 122 a and 122 b ; see FIG. 5 ).
- FIG. 5 is a bottom view (e.g., a bottom view of a back side 108 of the semiconductor device 100 , which is a top view of the semiconductor device 100 shown in FIGS. 1 through 4 ) of a portion of the grid 110 .
- the grid 110 comprises a plurality of members 122 a and 122 b that extend lengthwise in an x direction and a y direction in a bottom view of the back side 108 of the workpiece 102 .
- Members 122 a extend in a y direction and members 122 b extend in an x direction in the view shown.
- the grid 110 comprises a plurality of members 122 , 122 a , and 122 b of at least insulating material 118 that extend lengthwise in an x direction and a y direction in a bottom view of the back side 108 of the workpiece 102 .
- the plurality of members 122 , 122 a , and 122 b comprise a thickness comprising dimension d 1 (see FIG. 4 ) in a cross-sectional view of the workpiece 102 of about 100 nm to about 250 nm in some embodiments.
- the members 122 , 122 a , and 122 b comprise a thickness that is substantially the same as the thickness of the insulating material 118 , the thickness of the top portion of insulating material 116 , and the thickness of insulating material 120 , for example.
- the members 122 , 122 a , and 122 b also comprise a width or thickness comprising dimension d 2 in a bottom view and cross-sectional of the workpiece 102 (see FIGS.
- the members 122 , 122 a , and 122 b may be spaced apart by a dimension d 3 that comprises about 800 nm to about 2,000 nm.
- Dimensions d 2 and d 3 may be substantially the same in some embodiments (not shown). Alternatively, dimensions d 2 and d 3 may be different.
- Dimension d 3 may be about twice or greater than dimension d 2 in some embodiments, for example.
- dimensions d 1 , d 2 , and d 3 of the members 122 , 122 a , and 122 b of the dielectric grid 110 may comprise other values.
- a color filter material 124 is formed over the grid 110 , as shown in FIG. 6 in a cross-sectional view, and a lens material 126 is formed over the color filter material 124 .
- the color filter material 124 is disposed over a portion of the insulating material 116 between the plurality of members 122 of the grid 110 .
- the color filter material 124 is adapted to separate light transmitted to a red-green-blue (R, G, or B) original element when utilized as a back side illumination image sensor, for example.
- the color filter material 124 comprises a photosensitive material in some embodiments, as another example.
- the lens material 126 may comprise a micro-lens material in some embodiments, as an example. Alternatively, the color filter material 124 and the lens material 126 may comprise other materials.
- an integrated circuit 104 or at least a portion of an integrated circuit 104 may be formed on the front side 106 of the workpiece 102 .
- the integrated circuit 104 or at least a portion thereof may be formed before the grid 110 is formed and the color filter material 124 and lens material 126 are formed over the grid 110 .
- the workpiece 102 may be coupled to a carrier wafer (not shown).
- a carrier wafer may be coupled to the conductive material layers 112 disposed on the front side 106 of the workpiece 102 , shown in FIG. 1 .
- the semiconductor devices 100 and/or BSI sensors may be removed from the carrier wafer and singulated, and then packaged in single packages, multi-chip packages, or directly to boards or other objects or supports in an end application, as examples.
- FIG. 7 is a more detailed view of a portion of the BSI sensor shown in FIG. 6 .
- Light 130 enters the back side 108 (see FIG. 6 ) of the workpiece 102 and enters the lens material 126 .
- the lens material 126 and the color filter material 124 alter or refract the direction of the light 130 , as shown at 132 .
- the members 122 of the grid 110 comprise substantially straight sidewalls in some embodiments, as illustrated in FIGS. 6 and 7 .
- the members 122 of the grid 110 may comprise tapered sidewalls, as illustrated in FIG. 8 , which is a more detailed view of a portion of a BSI sensor in accordance with other embodiments.
- the grid 100 members 122 comprise tapered sidewalls, wherein the members 122 of the grid 100 are wider at the bottom than at the top proximate the lens material 126 .
- An angle of the tapered sidewalls of the members 122 with respect to a horizontal surface of the semiconductor device 100 in the view shown in FIG. 8 may comprise about 75 to 85 degrees, for example.
- the angle of the tapered sidewalls of the members 122 may comprise other values and dimensions.
- the tapered sidewalls of the members 122 may result from a process window for various processes used to form and pattern the insulating materials 116 , 118 , and/or 120 , for example.
- FIG. 8 Various paths of light 130 that enters the lens material 126 are also shown in FIG. 8 . Some of the light 130 direction is altered or refracted by the color filter material 124 , as shown at 132 . Other light 130 impinges upon the tapered sidewalls of the members 122 of the grid 110 and is further altered or refracted by the tapered sidewalls of the members 122 , as shown at 134 .
- FIG. 9 is a schematic of a BSI sensor 150 in which the novel grids 110 described herein can be implemented in accordance with some embodiments.
- the BSI sensor 150 includes a workpiece 102 (not shown in FIG. 9 ; see FIG. 6 ) and a pixel unit 152 comprising an imaging region disposed over the workpiece 102 .
- the pixel unit 152 includes a plurality of pixels 154 that include photoelectric conversion elements and are arranged in an array in two dimensions over the workpiece 102 .
- the pixel unit 152 includes a first region 167 that comprises a central effective pixel region and a second region 137 comprising an optical black (OPB) region that is positioned outside the effective pixel region 167 along the perimeter.
- OPB optical black
- the second region 137 is shaded with hatching in the schematic shown in FIG. 9 .
- the OPB region 137 detects a black level and may be covered by a light-shielding element or film, such as portions of the grid 110 .
- the light-shielding element or film may be comprised in an additional material layer disposed over the workpiece 102 , for example, not shown.
- the pixels 154 include photodiodes that function as photoelectric conversion elements and a plurality of pixel transistors comprising metal-oxide semiconductor (MOS) transistors.
- the transistors may comprise a transfer transistor, a reset transistor, and an amplification transistor, and a selection transistor for each pixel 154 , as examples.
- the BSI sensor 150 includes peripheral circuitry that includes a vertical driving circuit 156 a , a horizontal driving circuit 156 b , a plurality of column signal processing circuits 162 , a control circuit 158 , an output circuit 160 , and input/output terminals (not shown).
- the control circuit 158 is adapted to receive an input clock and data for controlling an operation mode.
- the control circuit 158 also outputs data including internal information of the BSI sensor 150 .
- the vertical driving circuit 156 a receives signals from the control circuit 158 , sequentially selectively scans the pixels 154 in the pixel unit 152 in rows in a vertical direction, and supplies pixel signals to the column signal processing circuits 162 based on a signal charge generated in accordance with an amount of received light (see light 130 in FIGS. 6 through 8 ) in the photodiodes of the pixels 154 .
- the column signal processing circuits 162 comprise signal processors that are adapted to remove noise, amplify signals and perform A-D conversions, as examples.
- the horizontal driving circuit 156 b is adapted to sequentially select the column signal processing circuits 162 for outputting pixel signals to the output circuit 160 .
- the output circuit 160 may be adapted to perform signal processing on signals received from column signal processing circuits 162 , output the signals, and/or perform buffering, black-level adjustment, column variation correction, and various other digital signal processes, as examples, depending on the design of the BSI sensor 150 .
- the BSI sensor 150 may be arranged in other configurations, and the peripheral circuitry may be adapted to perform other functions.
- the grid 110 is formed in a central region of the integrated circuit 104 proximate the pixels 154 in region 167 , but the grid 110 is not formed in region 137 (not shown).
- incident light 130 enters from the back side 108 of the workpiece 102 and is bent by the lenses formed by the lens material 126 to be focused onto the photodiodes of the integrated circuits 104 , after color components of the light 130 are separated by the color filter material 124 .
- the photodiodes perform photoelectric conversion of the incident light 130 , and the circuit in the schematic shown in FIG. 9 is used to produce and output an image received.
- FIG. 10 is a flow chart 180 of a method of manufacturing a semiconductor device 100 in accordance with some embodiments of the present disclosure.
- a workpiece 102 is provided that has a front side 106 and a back side 108 opposite the front side 106 (see also FIG. 1 ).
- an integrated circuit 104 is formed on the workpiece 102 .
- a first insulating material 116 is formed on the back side 108 of the workpiece 102 .
- a second insulating material 118 is formed over the first insulating material 116 .
- the second insulating material 118 is patterned to form a grid 110 on the back side 108 of the workpiece 102 (see also FIG. 2 ).
- inventions of the disclosure include providing novel dielectric grids 110 on the back side 108 of wafers or workpieces 102 .
- the novel dielectric grids 110 improve sensitivity of CMOS image sensors and also improve and increase quantum efficiency (QE).
- QE quantum efficiency
- the dielectric grids 110 are inexpensive to implement in a manufacturing process flow.
- the methods and structures are implementable on back sides of silicon wafers in very large scale integration (VLSI) semiconductor devices.
- VLSI very large scale integration
- planarity of the back side of semiconductor devices 100 and BSI sensors is improved by the inclusion of the dielectric grids 110 in the structure.
- Total reflection effects and reflected light passing through the novel dielectric grids 110 causes light 130 to be efficiently convergent to red/green/blue photodiode regions of pixels in the BSI sensor array, which significantly increases the QE, light quality, light quantity, and illumination into photodiodes within the workpiece 102 , e.g., in bulk silicon. Furthermore, implementing the novel dielectric grids 110 in BSI sensors results in improved signal to noise ratio and less optical cross-talk.
- the dielectric grids 110 have low light absorption, and the high-k dielectric material of insulating material 120 is advantageously resistant to moisture in some embodiments.
- the novel manufacturing methods described herein are easily implementable in manufacturing process flows.
- a method of manufacturing a semiconductor device includes providing a workpiece, the workpiece having a front side and a back side opposite the front side. An integrated circuit is formed on the workpiece, and a first insulating material is formed on the back side of the workpiece. A second insulating material is formed over the first insulating material, and the second insulating material is patterned to form a grid on the back side of the workpiece.
- a method of manufacturing a BSI sensor includes providing a workpiece having a front side and a back side opposite the front side, and forming an integrated circuit including an array of back side illumination sensors within the workpiece.
- the method includes forming a first insulating material over the back side of the workpiece, forming a second insulating material over the first insulating material, and patterning the second insulating material to form a grid on the back side of the workpiece.
- a third insulating material is formed over the patterned second insulting material and exposed portions of the first insulating material.
- the third insulating material is a portion of the grid.
- a color filter material is formed over the grid, and a lens material is formed over the color filter material.
- a BSI sensor includes a workpiece having a front side and a back side opposite the front side, the workpiece including an array of back side illumination sensors.
- a first insulating material is disposed over the back side of the workpiece, and a grid is disposed over the first insulating material.
- the grid includes a plurality of members.
- the grid includes a patterned second insulating material and a third insulating material disposed over the patterned second insulating material.
- a color filter material is disposed over a portion of the first insulating material between the plurality of members of the grid.
- a lens material is disposed over the color filter material.
Abstract
Description
- Semiconductor devices are used in a variety of electronic applications, such as personal computers, cell phones, digital cameras, and other electronic equipment, as examples. Semiconductor devices are typically fabricated by sequentially depositing insulating or dielectric layers, conductive layers, and semiconductive layers of material over a semiconductor substrate, and patterning or processing the substrate and/or the various material layers using lithography to form circuit components and elements thereon.
- Dozens or hundreds of integrated circuits are typically manufactured on a single semiconductor wafer. The individual dies are singulated by sawing the integrated circuits along a scribe line. The individual dies are then packaged separately, in multi-chip modules, or in other types of packaging, for example.
- Integrated circuit dies are typically formed on a front side of semiconductor wafers. The integrated circuit dies may comprise various electronic components, such as transistors, diodes, resistors, capacitors, and other devices. The integrated circuit dies may comprise various functions, such as logic memory, processors, and/or other functions.
- Complementary metal oxide semiconductor (CMOS) image sensors are used in cameras, cell phones, and other devices for capturing images. Back side illumination (BSI) image sensors are CMOS image sensors in which light enters from a back side of a substrate, rather than the front side. BSI sensors are capable of capturing more of an image signal than front side illumination sensors due to a reduced reflection of light.
- For a more complete understanding of the present disclosure, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
-
FIGS. 1 through 4 show cross-sectional views of a method of forming a dielectric grid on a back side of a workpiece at various stages of manufacturing in accordance with some embodiments of the present disclosure; -
FIG. 5 is a bottom view of a portion of the grid in accordance with an embodiment; -
FIG. 6 is a cross-sectional view of a back side illumination (BSI) sensor including the grid in accordance with an embodiment; -
FIG. 7 is a more detailed view of a portion of the BSI sensor shown inFIG. 6 ; -
FIG. 8 is a more detailed view of a portion of a BSI sensor in accordance with other embodiments, wherein the grid members comprise tapered sidewalls; -
FIG. 9 is a schematic of a BSI sensor in which the grid may be implemented in accordance with some embodiments; and -
FIG. 10 is a flow chart illustrating a method of manufacturing a semiconductor device including the grid in accordance with some embodiments. - Corresponding numerals and symbols in the different figures generally refer to corresponding parts unless otherwise indicated. The figures are drawn to clearly illustrate the relevant aspects of the embodiments and are not necessarily drawn to scale.
- The making and using of the embodiments of the present disclosure are discussed in detail below. It should be appreciated, however, that the present disclosure provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the disclosure, and do not limit the scope of the disclosure.
- Embodiments of the present disclosure are related to manufacturing methods for semiconductor devices and BSI sensors. Novel methods of forming dielectric grids on a back side of a workpiece of semiconductor devices and BSI sensors will be described herein.
-
FIGS. 1 through 4 show cross-sectional views of a method of forming a grid 110 (seeFIG. 4 ) on aback side 108 of aworkpiece 102 at various stages of manufacturing in accordance with some embodiments of the present disclosure. To manufacture asemiconductor device 100, first, theworkpiece 102 is provided. Theworkpiece 102 may include a semiconductor substrate comprising silicon or other semiconductor materials and may be covered by an insulating layer, for example. Theworkpiece 102 may include active components or circuits, not shown. Theworkpiece 102 may comprise silicon oxide over single-crystal silicon, for example. Theworkpiece 102 may include conductive layers or other semiconductor elements, such as transistors, diodes, capacitors, resistors, inductors, etc. Compound semiconductors, GaAs, InP, Si/Ge, or SiC, as examples, may be used in place of silicon. Theworkpiece 102 may comprise a silicon-on-insulator (SOI) or a germanium-on-insulator (GOI) substrate, as examples. Theworkpiece 102 comprises a silicon wafer having a thickness of about 2 to 4 μm after forming the various material layers thereon, as shown inFIG. 1 . Alternatively, theworkpiece 102 may comprise other dimensions. - A plurality of integrated
circuits 104 is formed within theworkpiece 102, as shown inFIG. 1 . In some embodiments, a singleintegrated circuit 104 is formed within the workpiece 102 (not shown). The singleintegrated circuit 104 or the plurality ofintegrated circuits 104 comprises an array of BSI sensors in some embodiments. Theworkpiece 102 includes afront side 106 and aback side 108 that is opposite thefront side 106. The integratedcircuits 104 are disposed proximate theback side 108 of theworkpiece 102 in some embodiments. In other embodiments, the integratedcircuits 104 are disposed proximate thefront side 106 of theworkpiece 102. In some embodiments, the integratedcircuits 104 include one or more photodiodes, e.g., theintegrated circuits 104 may comprise an array of a plurality of photodiodes that are adapted to sense light 130 (not shown inFIG. 1 ; seeFIG. 6 ) that enters thesemiconductor device 100 from theback side 108 of theworkpiece 102, to be described further herein. - The
front side 106 of theworkpiece 102 comprises a bottom side of theworkpiece 102 in the view shown inFIG. 1 . Theback side 108 of theworkpiece 102 comprises a top side of theworkpiece 102 in the view shown inFIG. 1 . The integratedcircuits 104 or groups of the integratedcircuits 104 on theworkpiece 102 will later be singulated into individual dies in some embodiments, not shown in the drawings. - The grid 110 (not shown in
FIG. 1 ; seeFIGS. 2 through 4 ) may be formed before, or after, the integratedcircuits 104 are formed within theworkpiece 102. Portions of the integratedcircuits 104 may be formed on thefront side 106 of theworkpiece 102, and thegrid 110 may be formed on theback side 108 of theworkpiece 102, and then the remainder of the integratedcircuits 104 may be formed on thefront side 106 of theworkpiece 102 in other embodiments. - The integrated
circuits 104 formed within theworkpiece 102 are not shown in detail in the figures. The integratedcircuits 104 may comprise electronic components such as transistors, diodes, photodiodes, resistors, capacitors, inductors, conductive lines and vias, and/or other devices. Theintegrated circuits 104 may comprise one or more functions, such as logic, memory, processors, and/or other functions and/or circuitry. The integratedcircuits 104 comprise portions of a BSI sensor, such as pixel units and wiring layers, in some embodiments, to be described further herein. - In some embodiments, one or more
insulating material layers 109 are formed on thefront side 106 of theworkpiece 102, as shown inFIG. 1 . Theinsulating material layers 109 comprise an inter-layer dielectric (ILD) in some embodiments, for example. Theinsulating material layers 109 may comprise low dielectric constant materials having a dielectric constant less than a dielectric constant of SiO2, insulating materials such as SiO2, SiN, SiC, other dielectric materials, or combinations and multiple layers thereof, as examples. - In some embodiments, one or more
conductive material layers 112 are formed over theinsulating material layers 109. Theconductive material layers 112 comprise an inter-metal layer (IML) in some embodiments, for example. Theconductive material layers 112 comprise wiring layers disposed within one or more insulating materials. The wiring layers may comprise Cu, Al, and/or other conductive materials commonly used for interconnects. Theconductive material layers 112 may be formed in a back end of line (BEOL) process, for example. Alternatively, theinsulating material layers 109 andconductive material layers 112 may comprise other materials and functions, and theinsulating material layers 109 and/orconductive material layers 112 may not be included in some embodiments. - In some embodiments, an
insulating material 114 is formed over theback side 108 of theworkpiece 102. The insulatingmaterial 114 comprises an anti-reflective coating (ARC) in some embodiments that comprises a material adapted to dampen reflected light from surfaces and material layers in subsequent photolithography processes. The insulatingmaterial 114 may comprise a thickness of about 1 to 10 nm of SiO2, as an example, although alternatively, the insulatingmaterial 114 may comprise other materials and dimensions. In some embodiments, the insulatingmaterial 114 comprises a thickness of about 10 nm or less. Insulatingmaterial 114 is not included in some embodiments. Insulatingmaterial 114 is also referred to herein, e.g., in some of the claims, as a fourth insulatingmaterial 114. - An insulating
material 116 is formed over the insulatingmaterial 114, or over theback side 108 of theworkpiece 102 if the insulatingmaterial 114 is not included, also shown inFIG. 1 . The insulatingmaterial 116 is also referred to herein, (e.g., in some of the claims) as a first insulating material. The insulatingmaterial 116 comprises HfOx, TaOx, ZrOx, LaOx, AlOx, or combinations or multiple layers thereof in some embodiments. The insulatingmaterial 116 comprises a metal oxide in some embodiments. In other embodiments, the insulatingmaterial 116 comprises a high dielectric constant (k) insulating material having a dielectric constant or k value greater than a dielectric constant of silicon dioxide, which is about 3.9. In some embodiments, the insulatingmaterial 116 has a dielectric constant that is less than a dielectric constant of a subsequently deposited insulatingmaterial 118, also shown inFIG. 1 . The insulatingmaterial 116 comprises a thickness of about 10 nm to about 100 nm in some embodiments, for example. Alternatively, the insulatingmaterial 116 may comprise other materials and dimensions. - An insulating
material 118 is deposited over theback side 108 of theworkpiece 102. For example, the insulatingmaterial 118 is formed over the insulatingmaterial 116, as shown inFIG. 1 . The insulatingmaterial 118 is also referred to herein (e.g., in the claims) as a second insulating material. The insulatingmaterial 118 comprises a material layer from which at least a portion of thegrid 110 will be formed in accordance with some embodiments, using a patterning and/or lithography process. The insulatingmaterial 118 comprises SiOx, SiNx, SiC, or combinations or multiple layers thereof in some embodiments. The insulatingmaterial 118 comprises a thickness of several nm to about 100 nm in some embodiments. The insulatingmaterial 118 comprises a dielectric constant (k value) of about 10 or less in some embodiments. Alternatively, the insulatingmaterial 118 may comprise other materials, dimensions, and k values. - A layer of
photoresist 119 is formed over the insulatingmaterial 118, also shown inFIG. 1 . The layer ofphotoresist 119 is patterned using lithography with a desired pattern for thegrid 110. The layer ofphotoresist 119 may be patterned by exposing the layer ofphotoresist 119 to energy or light transmitted through or reflected from a lithography mask (not shown) having a desired pattern for thegrid 110 thereon. The layer ofphotoresist 119 is then developed, and exposed (or unexposed, depending on whether the layer ofphotoresist 119 comprises a positive or negative photoresist) portions of the layer ofphotoresist 119 are ashed and/or etched away, leaving patterns in the layer ofphotoresist 119, as shown in phantom (e.g., in dashed lines) inFIG. 1 at 119′. - The patterned layer of
photoresist 119 is then used as an etch mask during an etch process, and portions of the insulatingmaterial 118 are etched away. A top portion of insulatingmaterial 116 is also etched away in some embodiments. Less than about 10 nm of the insulatingmaterial 116 is etched away in some embodiments, for example. Alternatively, the amount of the insulatingmaterial 116 that is removed may comprise other dimensions. The patterned insulatingmaterial 118 comprises thegrid 110 in some embodiments. In other embodiments, the patterned insulatingmaterial 118 and the top portion of insulatingmaterial 116 comprise thegrid 110, as shown inFIG. 2 . Thegrid 110 is also referred to herein as adielectric grid 110. The layer ofphotoresist 119 is then removed. - An insulating
material 120 is then formed over the patterned insulatingmaterial 118, as shown inFIG. 3 . In embodiments wherein the top portion of insulatingmaterial 116 is also patterned, the insulatingmaterial 120 is also formed over the exposed sidewalls of the top portion of insulatingmaterial 116, in some embodiments. In other embodiments, the insulatingmaterial 120 is not formed on the exposed sidewalls of the top portion of insulatingmaterial 116. The insulatingmaterial 120 is also formed on exposed top surfaces of insulatingmaterial 116, as shown inFIG. 3 . The insulatingmaterial 120 is substantially conformal and lines the top surfaces and sidewalls of patterned insulatingmaterial 118, in some embodiments. - In some embodiments, patterning the insulating
material 118 exposes a portion of the insulatingmaterial 116 between a plurality ofmembers 122 of thegrid 110, as shown inFIG. 2 . Insulatingmaterial 120 is formed over the patterned insulatingmaterial 118 and also over the exposed portion of insulatingmaterial 116, as shown inFIG. 3 . Insulatingmaterial 120 comprises a portion of thegrid 110 in some embodiments. In some embodiments, insulatingmaterial 120 is not included, and insulatingmaterial 120 does not comprise a portion of thegrid 110, as another example. - Insulating
material 120 is also referred to herein, e.g., in some of the claims, as a third insulating material. In some embodiments, the third insulatingmaterial 120 comprises an insulating material having a higher dielectric constant (k) than a dielectric constant (k value) of the second insulatingmaterial 118. Insulatingmaterial 120 comprises a metal oxide in some embodiments, for example. Insulatingmaterial 120 comprises HfOx, TaOx, ZrOx, LaOx, AlOx, or combinations or multiple layers thereof in some embodiments. Insulatingmaterial 120 comprises a high-k dielectric capping material in some embodiments, as another example. Insulatingmaterial 120 comprises a thickness of about 2 nm to about 10 nm in some embodiments, for example. In some embodiments, the insulatingmaterial 120 comprises a high k insulating material having a k value greater than a dielectric constant of silicon dioxide, which is about 3.9. Alternatively, the insulatingmaterial 120 may comprise other materials, dimensions, and k values. - In some embodiments, insulating
material 120 comprises the same material as insulatingmaterial 116. In other embodiments, insulatingmaterial 120 comprises a different material than insulatingmaterial 116. - The various insulating
materials materials - In some embodiments, if included in the manufacturing process flow and structure, the insulating
material 120 disposed on the top surfaces of insulatingmaterial 116 is left remaining, as shown inFIG. 3 . In other embodiments, insulatingmaterial 120 is removed from over the top surfaces of insulatingmaterial 116 using a lithography process, as shown inFIG. 4 . Insulatingmaterial 120 is removed from over the exposed portion of insulatingmaterial 116 between the plurality ofmembers 122 of thegrid 110, in some embodiments, for example. The same lithography mask used topattern insulating material 118 may advantageously be used to remove the insulatingmaterial 120 from over the top surfaces of insulatingmaterial 116 in some embodiments, for example. - The pattern in insulating
material 118 and in the top portion of insulatingmaterial 116 in some embodiments, and also in insulatingmaterial 120 thatlines insulating material 118 and/or insulatingmaterial 116, comprises a grid shape. Some dimensions of thegrid 110 are also illustrated in the cross-sectional view ofFIG. 4 . Thegrid 110 comprises a plurality of members 122 (also referred to herein asmembers 122a and 122 b; seeFIG. 5 ). -
FIG. 5 is a bottom view (e.g., a bottom view of aback side 108 of thesemiconductor device 100, which is a top view of thesemiconductor device 100 shown inFIGS. 1 through 4 ) of a portion of thegrid 110. Thegrid 110 comprises a plurality ofmembers back side 108 of theworkpiece 102.Members 122 a extend in a y direction andmembers 122 b extend in an x direction in the view shown. Thegrid 110 comprises a plurality ofmembers material 118 that extend lengthwise in an x direction and a y direction in a bottom view of theback side 108 of theworkpiece 102. - The plurality of
members FIG. 4 ) in a cross-sectional view of theworkpiece 102 of about 100 nm to about 250 nm in some embodiments. Themembers material 118, the thickness of the top portion of insulatingmaterial 116, and the thickness of insulatingmaterial 120, for example. Themembers FIGS. 4 and 5 ) of about 60 nm to about 120 nm. Themembers members dielectric grid 110 may comprise other values. - A
color filter material 124 is formed over thegrid 110, as shown inFIG. 6 in a cross-sectional view, and alens material 126 is formed over thecolor filter material 124. Thecolor filter material 124 is disposed over a portion of the insulatingmaterial 116 between the plurality ofmembers 122 of thegrid 110. Thecolor filter material 124 is adapted to separate light transmitted to a red-green-blue (R, G, or B) original element when utilized as a back side illumination image sensor, for example. Thecolor filter material 124 comprises a photosensitive material in some embodiments, as another example. Thelens material 126 may comprise a micro-lens material in some embodiments, as an example. Alternatively, thecolor filter material 124 and thelens material 126 may comprise other materials. - After the
grid 110 is formed and thecolor filter material 124 andlens material 126 are formed over thegrid 110, anintegrated circuit 104 or at least a portion of anintegrated circuit 104 may be formed on thefront side 106 of theworkpiece 102. Alternatively, theintegrated circuit 104 or at least a portion thereof may be formed before thegrid 110 is formed and thecolor filter material 124 andlens material 126 are formed over thegrid 110. - Note that before some or all of the manufacturing process steps illustrated in the drawings and described herein, the
workpiece 102 may be coupled to a carrier wafer (not shown). For example, a carrier wafer may be coupled to the conductive material layers 112 disposed on thefront side 106 of theworkpiece 102, shown inFIG. 1 . After the manufacturing processes described herein and after the manufacturing stage shown inFIG. 6 , thesemiconductor devices 100 and/or BSI sensors may be removed from the carrier wafer and singulated, and then packaged in single packages, multi-chip packages, or directly to boards or other objects or supports in an end application, as examples. -
FIG. 7 is a more detailed view of a portion of the BSI sensor shown inFIG. 6 .Light 130 enters the back side 108 (seeFIG. 6 ) of theworkpiece 102 and enters thelens material 126. Thelens material 126 and thecolor filter material 124 alter or refract the direction of the light 130, as shown at 132. Themembers 122 of thegrid 110 comprise substantially straight sidewalls in some embodiments, as illustrated inFIGS. 6 and 7 . - Alternatively, the
members 122 of thegrid 110 may comprise tapered sidewalls, as illustrated inFIG. 8 , which is a more detailed view of a portion of a BSI sensor in accordance with other embodiments. Thegrid 100members 122 comprise tapered sidewalls, wherein themembers 122 of thegrid 100 are wider at the bottom than at the top proximate thelens material 126. An angle of the tapered sidewalls of themembers 122 with respect to a horizontal surface of thesemiconductor device 100 in the view shown inFIG. 8 may comprise about 75 to 85 degrees, for example. Alternatively, the angle of the tapered sidewalls of themembers 122 may comprise other values and dimensions. The tapered sidewalls of themembers 122 may result from a process window for various processes used to form and pattern the insulatingmaterials - Various paths of light 130 that enters the
lens material 126 are also shown inFIG. 8 . Some of the light 130 direction is altered or refracted by thecolor filter material 124, as shown at 132. Other light 130 impinges upon the tapered sidewalls of themembers 122 of thegrid 110 and is further altered or refracted by the tapered sidewalls of themembers 122, as shown at 134. -
FIG. 9 is a schematic of aBSI sensor 150 in which thenovel grids 110 described herein can be implemented in accordance with some embodiments. TheBSI sensor 150 includes a workpiece 102 (not shown inFIG. 9 ; seeFIG. 6 ) and apixel unit 152 comprising an imaging region disposed over theworkpiece 102. Thepixel unit 152 includes a plurality ofpixels 154 that include photoelectric conversion elements and are arranged in an array in two dimensions over theworkpiece 102. Thepixel unit 152 includes afirst region 167 that comprises a central effective pixel region and asecond region 137 comprising an optical black (OPB) region that is positioned outside theeffective pixel region 167 along the perimeter. Thesecond region 137 is shaded with hatching in the schematic shown inFIG. 9 . TheOPB region 137 detects a black level and may be covered by a light-shielding element or film, such as portions of thegrid 110. Alternatively, the light-shielding element or film may be comprised in an additional material layer disposed over theworkpiece 102, for example, not shown. - The
pixels 154 include photodiodes that function as photoelectric conversion elements and a plurality of pixel transistors comprising metal-oxide semiconductor (MOS) transistors. The transistors may comprise a transfer transistor, a reset transistor, and an amplification transistor, and a selection transistor for eachpixel 154, as examples. - The
BSI sensor 150 includes peripheral circuitry that includes a vertical driving circuit 156 a, a horizontal driving circuit 156 b, a plurality of columnsignal processing circuits 162, acontrol circuit 158, anoutput circuit 160, and input/output terminals (not shown). Thecontrol circuit 158 is adapted to receive an input clock and data for controlling an operation mode. Thecontrol circuit 158 also outputs data including internal information of theBSI sensor 150. - The vertical driving circuit 156 a receives signals from the
control circuit 158, sequentially selectively scans thepixels 154 in thepixel unit 152 in rows in a vertical direction, and supplies pixel signals to the columnsignal processing circuits 162 based on a signal charge generated in accordance with an amount of received light (see light 130 inFIGS. 6 through 8 ) in the photodiodes of thepixels 154. - The column
signal processing circuits 162 comprise signal processors that are adapted to remove noise, amplify signals and perform A-D conversions, as examples. The horizontal driving circuit 156 b is adapted to sequentially select the columnsignal processing circuits 162 for outputting pixel signals to theoutput circuit 160. Theoutput circuit 160 may be adapted to perform signal processing on signals received from columnsignal processing circuits 162, output the signals, and/or perform buffering, black-level adjustment, column variation correction, and various other digital signal processes, as examples, depending on the design of theBSI sensor 150. Alternatively, theBSI sensor 150 may be arranged in other configurations, and the peripheral circuitry may be adapted to perform other functions. - In some embodiments, the
grid 110 is formed in a central region of theintegrated circuit 104 proximate thepixels 154 inregion 167, but thegrid 110 is not formed in region 137 (not shown). - Referring again to
FIG. 6 , in an operation mode of asemiconductor device 100 comprising aBSI sensor 150 such as the one shown inFIG. 9 ,incident light 130 enters from theback side 108 of theworkpiece 102 and is bent by the lenses formed by thelens material 126 to be focused onto the photodiodes of theintegrated circuits 104, after color components of the light 130 are separated by thecolor filter material 124. The photodiodes perform photoelectric conversion of theincident light 130, and the circuit in the schematic shown inFIG. 9 is used to produce and output an image received. -
FIG. 10 is aflow chart 180 of a method of manufacturing asemiconductor device 100 in accordance with some embodiments of the present disclosure. Instep 182, aworkpiece 102 is provided that has afront side 106 and aback side 108 opposite the front side 106 (see alsoFIG. 1 ). Instep 184, anintegrated circuit 104 is formed on theworkpiece 102. Instep 186, a first insulatingmaterial 116 is formed on theback side 108 of theworkpiece 102. Instep 188, a secondinsulating material 118 is formed over the first insulatingmaterial 116. Instep 190, the second insulatingmaterial 118 is patterned to form agrid 110 on theback side 108 of the workpiece 102 (see alsoFIG. 2 ). - Advantages of embodiments of the disclosure include providing novel
dielectric grids 110 on theback side 108 of wafers orworkpieces 102. The noveldielectric grids 110 improve sensitivity of CMOS image sensors and also improve and increase quantum efficiency (QE). Thedielectric grids 110 are inexpensive to implement in a manufacturing process flow. The methods and structures are implementable on back sides of silicon wafers in very large scale integration (VLSI) semiconductor devices. In some embodiments, planarity of the back side ofsemiconductor devices 100 and BSI sensors is improved by the inclusion of thedielectric grids 110 in the structure. - Total reflection effects and reflected light passing through the novel
dielectric grids 110 causes light 130 to be efficiently convergent to red/green/blue photodiode regions of pixels in the BSI sensor array, which significantly increases the QE, light quality, light quantity, and illumination into photodiodes within theworkpiece 102, e.g., in bulk silicon. Furthermore, implementing the noveldielectric grids 110 in BSI sensors results in improved signal to noise ratio and less optical cross-talk. Thedielectric grids 110 have low light absorption, and the high-k dielectric material of insulatingmaterial 120 is advantageously resistant to moisture in some embodiments. The novel manufacturing methods described herein are easily implementable in manufacturing process flows. - In accordance with some embodiments of the present disclosure, a method of manufacturing a semiconductor device includes providing a workpiece, the workpiece having a front side and a back side opposite the front side. An integrated circuit is formed on the workpiece, and a first insulating material is formed on the back side of the workpiece. A second insulating material is formed over the first insulating material, and the second insulating material is patterned to form a grid on the back side of the workpiece.
- In accordance with other embodiments, a method of manufacturing a BSI sensor includes providing a workpiece having a front side and a back side opposite the front side, and forming an integrated circuit including an array of back side illumination sensors within the workpiece. The method includes forming a first insulating material over the back side of the workpiece, forming a second insulating material over the first insulating material, and patterning the second insulating material to form a grid on the back side of the workpiece. A third insulating material is formed over the patterned second insulting material and exposed portions of the first insulating material. The third insulating material is a portion of the grid. A color filter material is formed over the grid, and a lens material is formed over the color filter material.
- In accordance with other embodiments, a BSI sensor includes a workpiece having a front side and a back side opposite the front side, the workpiece including an array of back side illumination sensors. A first insulating material is disposed over the back side of the workpiece, and a grid is disposed over the first insulating material. The grid includes a plurality of members. The grid includes a patterned second insulating material and a third insulating material disposed over the patterned second insulating material. A color filter material is disposed over a portion of the first insulating material between the plurality of members of the grid. A lens material is disposed over the color filter material.
- Although embodiments of the present disclosure and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the disclosure as defined by the appended claims. For example, it will be readily understood by those skilled in the art that many of the features, functions, processes, and materials described herein may be varied while remaining within the scope of the present disclosure. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present disclosre. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/772,008 US8815630B1 (en) | 2013-02-20 | 2013-02-20 | Back side illumination (BSI) sensors, manufacturing methods thereof, and semiconductor device manufacturing methods |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/772,008 US8815630B1 (en) | 2013-02-20 | 2013-02-20 | Back side illumination (BSI) sensors, manufacturing methods thereof, and semiconductor device manufacturing methods |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140235008A1 true US20140235008A1 (en) | 2014-08-21 |
US8815630B1 US8815630B1 (en) | 2014-08-26 |
Family
ID=51351493
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/772,008 Active US8815630B1 (en) | 2013-02-20 | 2013-02-20 | Back side illumination (BSI) sensors, manufacturing methods thereof, and semiconductor device manufacturing methods |
Country Status (1)
Country | Link |
---|---|
US (1) | US8815630B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150041942A1 (en) * | 2013-08-09 | 2015-02-12 | Sony Corporation | Solid-state image pickup device, method of manufacturing the same, and electronic apparatus |
US10157950B2 (en) * | 2016-05-27 | 2018-12-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Pixel with spacer layer covering photodiode |
US11676980B2 (en) * | 2018-10-31 | 2023-06-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Image sensor and method of making |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9601535B2 (en) * | 2013-03-15 | 2017-03-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconducator image sensor having color filters formed over a high-K dielectric grid |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4723860B2 (en) * | 2002-12-09 | 2011-07-13 | クォンタム セミコンダクター リミテッド ライアビリティ カンパニー | CMOS image sensor |
US8772899B2 (en) * | 2012-03-01 | 2014-07-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for backside illumination sensor |
-
2013
- 2013-02-20 US US13/772,008 patent/US8815630B1/en active Active
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150041942A1 (en) * | 2013-08-09 | 2015-02-12 | Sony Corporation | Solid-state image pickup device, method of manufacturing the same, and electronic apparatus |
US9647026B2 (en) * | 2013-08-09 | 2017-05-09 | Sony Corporation | Solid-state image pickup device, method of manufacturing the same, and electronic apparatus |
US10157950B2 (en) * | 2016-05-27 | 2018-12-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Pixel with spacer layer covering photodiode |
US11676980B2 (en) * | 2018-10-31 | 2023-06-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Image sensor and method of making |
Also Published As
Publication number | Publication date |
---|---|
US8815630B1 (en) | 2014-08-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101442950B1 (en) | Backside structure and methods for bsi image sensors | |
US9978784B2 (en) | Grids in backside illumination image sensor chips and methods for forming the same | |
US8890273B2 (en) | Methods and apparatus for an improved reflectivity optical grid for image sensors | |
TWI473258B (en) | Solid-state imaging device, solid-state imaging device manufacturing method, electronic device, and lens array | |
US8227736B2 (en) | Image sensor device with silicon microstructures and fabrication method thereof | |
KR101973836B1 (en) | Image Sensor Manufacturing Methods | |
US10192916B2 (en) | Methods of fabricating solid-state imaging devices having flat microlenses | |
US11532658B2 (en) | Image sensor grid and method of fabrication of same | |
US8815630B1 (en) | Back side illumination (BSI) sensors, manufacturing methods thereof, and semiconductor device manufacturing methods | |
Fontaine | The evolution of pixel structures for consumer-grade image sensors | |
US11424280B2 (en) | Solid-state image sensor with pillar surface microstructure and method of fabricating the same | |
US20080157245A1 (en) | Manufacturing method of microlens of cmos image sensor | |
TWI710126B (en) | Image sensor, semiconductor structure for an image sensor and method for manufacturing thereof | |
US20230299117A1 (en) | Semiconductor image-sensing structure and method for forming the same | |
KR100660335B1 (en) | Cmos image sensor and method for manufacturing the same | |
CN106847847B (en) | Forming method of front-illuminated image sensor | |
KR101128723B1 (en) | Image sensor with removed metal organic residue and method for fabrication thereof | |
KR100720463B1 (en) | Method for fabricating cmos image sensor | |
KR20090068800A (en) | Image sensor and method for fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JANGJIAN, SHIU-KO;WU, CHIN-NAN;LIN, CHUN CHE;AND OTHERS;REEL/FRAME:030541/0762 Effective date: 20130220 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |