US20140197527A1 - Chip arrangement and a method for manufacturing a chip arrangement - Google Patents
Chip arrangement and a method for manufacturing a chip arrangement Download PDFInfo
- Publication number
- US20140197527A1 US20140197527A1 US13/742,455 US201313742455A US2014197527A1 US 20140197527 A1 US20140197527 A1 US 20140197527A1 US 201313742455 A US201313742455 A US 201313742455A US 2014197527 A1 US2014197527 A1 US 2014197527A1
- Authority
- US
- United States
- Prior art keywords
- chip
- carrier
- ceramic layer
- electrically conductive
- materials
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims description 70
- 238000004519 manufacturing process Methods 0.000 title claims description 21
- 239000000919 ceramic Substances 0.000 claims abstract description 132
- 239000000463 material Substances 0.000 claims description 101
- 239000004065 semiconductor Substances 0.000 claims description 47
- 239000000853 adhesive Substances 0.000 claims description 45
- 230000001070 adhesive effect Effects 0.000 claims description 45
- 239000002245 particle Substances 0.000 claims description 37
- 229910000679 solder Inorganic materials 0.000 claims description 34
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 29
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims description 22
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 22
- 239000010949 copper Substances 0.000 claims description 22
- 229910052802 copper Inorganic materials 0.000 claims description 20
- 238000000151 deposition Methods 0.000 claims description 19
- 239000011133 lead Substances 0.000 claims description 19
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 17
- 229910052759 nickel Inorganic materials 0.000 claims description 15
- 229910052737 gold Inorganic materials 0.000 claims description 14
- 239000010931 gold Substances 0.000 claims description 14
- 229910052709 silver Inorganic materials 0.000 claims description 14
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims description 13
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 13
- 239000004332 silver Substances 0.000 claims description 13
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 claims description 12
- 229910052763 palladium Inorganic materials 0.000 claims description 11
- 239000000377 silicon dioxide Substances 0.000 claims description 11
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 claims description 10
- 238000009792 diffusion process Methods 0.000 claims description 10
- 229910052718 tin Inorganic materials 0.000 claims description 10
- 239000011135 tin Substances 0.000 claims description 10
- 229910052725 zinc Inorganic materials 0.000 claims description 10
- 239000011701 zinc Substances 0.000 claims description 10
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 9
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 claims description 9
- 229910052782 aluminium Inorganic materials 0.000 claims description 9
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 9
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 9
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 9
- 239000012777 electrically insulating material Substances 0.000 claims description 8
- 238000005538 encapsulation Methods 0.000 claims description 8
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 claims description 8
- 239000004033 plastic Substances 0.000 claims description 8
- 239000004593 Epoxy Substances 0.000 claims description 7
- 229910052787 antimony Inorganic materials 0.000 claims description 7
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 claims description 7
- 239000004020 conductor Substances 0.000 claims description 7
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims description 7
- 239000000945 filler Substances 0.000 claims description 7
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 7
- 229910052580 B4C Inorganic materials 0.000 claims description 6
- 229910052582 BN Inorganic materials 0.000 claims description 6
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 claims description 6
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 6
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 6
- MCMNRKCIXSYSNV-UHFFFAOYSA-N ZrO2 Inorganic materials O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 claims description 6
- 229910045601 alloy Inorganic materials 0.000 claims description 6
- 239000000956 alloy Substances 0.000 claims description 6
- INAHAJYZKVIDIZ-UHFFFAOYSA-N boron carbide Chemical compound B12B3B4C32B41 INAHAJYZKVIDIZ-UHFFFAOYSA-N 0.000 claims description 6
- 239000011368 organic material Substances 0.000 claims description 6
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 claims description 6
- 229910052710 silicon Inorganic materials 0.000 claims description 6
- 239000010703 silicon Substances 0.000 claims description 6
- 235000012239 silicon dioxide Nutrition 0.000 claims description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 6
- 239000004408 titanium dioxide Substances 0.000 claims description 6
- 229910000881 Cu alloy Inorganic materials 0.000 claims description 5
- 229910000640 Fe alloy Inorganic materials 0.000 claims description 5
- 229910000990 Ni alloy Inorganic materials 0.000 claims description 5
- 239000004642 Polyimide Substances 0.000 claims description 5
- 229910052742 iron Inorganic materials 0.000 claims description 5
- 229920000058 polyacrylate Polymers 0.000 claims description 5
- 229920001721 polyimide Polymers 0.000 claims description 5
- 229920001296 polysiloxane Polymers 0.000 claims description 5
- 229920001187 thermosetting polymer Polymers 0.000 claims description 5
- 229910001316 Ag alloy Inorganic materials 0.000 claims description 4
- 229910001020 Au alloy Inorganic materials 0.000 claims description 4
- 229910001252 Pd alloy Inorganic materials 0.000 claims description 4
- 239000003353 gold alloy Substances 0.000 claims description 4
- 229910002601 GaN Inorganic materials 0.000 claims description 3
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 3
- 230000005669 field effect Effects 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 218
- 238000005245 sintering Methods 0.000 description 10
- 239000000758 substrate Substances 0.000 description 9
- 238000000926 separation method Methods 0.000 description 8
- 230000008021 deposition Effects 0.000 description 7
- 239000000428 dust Substances 0.000 description 7
- 229910010293 ceramic material Inorganic materials 0.000 description 5
- 230000017525 heat dissipation Effects 0.000 description 5
- 238000001465 metallisation Methods 0.000 description 5
- 238000000576 coating method Methods 0.000 description 4
- 239000011521 glass Substances 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 239000003292 glue Substances 0.000 description 3
- 239000011159 matrix material Substances 0.000 description 3
- 239000007921 spray Substances 0.000 description 3
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 2
- KXNLCSXBJCPWGL-UHFFFAOYSA-N [Ga].[As].[In] Chemical compound [Ga].[As].[In] KXNLCSXBJCPWGL-UHFFFAOYSA-N 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 238000010292 electrical insulation Methods 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 238000002156 mixing Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 238000005476 soldering Methods 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- 229920001410 Microfiber Polymers 0.000 description 1
- 230000010062 adhesion mechanism Effects 0.000 description 1
- 239000002313 adhesive film Substances 0.000 description 1
- 229910052797 bismuth Inorganic materials 0.000 description 1
- 239000011247 coating layer Substances 0.000 description 1
- 238000010288 cold spraying Methods 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 239000011888 foil Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910052745 lead Inorganic materials 0.000 description 1
- 239000003658 microfiber Substances 0.000 description 1
- 239000011859 microparticle Substances 0.000 description 1
- -1 microstructures Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000002121 nanofiber Substances 0.000 description 1
- 239000002086 nanomaterial Substances 0.000 description 1
- 239000002105 nanoparticle Substances 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 239000011505 plaster Substances 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000009987 spinning Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000000930 thermomechanical effect Effects 0.000 description 1
- 238000011282 treatment Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
- H01L21/4807—Ceramic parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3731—Ceramic materials or glass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4825—Connection or disconnection of other leads to or from flat leads, e.g. wires, bumps, other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
- H01L23/49586—Insulating layers on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L24/743—Apparatus for manufacturing layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12032—Schottky diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1301—Thyristor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1301—Thyristor
- H01L2924/13034—Silicon Controlled Rectifier [SCR]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- Various embodiments relate generally to a chip arrangement and a method for manufacturing a chip arrangement.
- Various electronic applications and chip packages may include more than one semiconductor chip.
- Such applications may include a leadframe, which may carry a chip such as a power semiconductor chip, and it may be necessary that a further chip, e.g. a controller chip may be electrically isolated from the leadframe.
- Chip adhesion materials which may be used for electrical insulation, and which may include electrically insulating materials, e.g. an electrically insulating glue, may possess some required general thermomechanical mechanical properties, however they may not exhibit sufficient heat dissipation to enable sufficiently large losses of heat to be removed from the electronic circuit. It is desirable for heat to be dissipated efficiently from the chips and away from the lead frame. Other desirable characteristics which are not being met by current techniques include being able to place precisely, electrically insulating isolation islands on the leadframe. It is further desirable to reduce processing costs.
- logic chips and power chips may be connected to a leadframe.
- a logic chip 101 shown in FIG. 1A as top chip, may be formed over a power chip 103 , when connecting logic chips over a lead frame 105 in a housing.
- This arrangement may apply, for example, to a Cool MOS chip in a TO-220 housing.
- An isodrain 107 e.g. a metal (Cu)-ceramic-metal (Cu) sandwich, also called a double copper bonding (DCB) layer may be arranged between the chip, e.g. between power chip and the leadframe as shown in FIG. 1B .
- Cu metal
- DCB double copper bonding
- FIGS. 2A to 2C show a chip-by-chip arrangement and an isodrain 107 (DCB) with an isolated power chip.
- FIGS. 2A and 2B show top views of a logic chip 101 disposed over a power chip 103 in an integrated circuit.
- FIG. 2C shows a side view of a realized DCB 107 between the power chip 103 and lead frame 105 .
- Realization of the DCB metal-ceramic-metal sandwich may include complicated and expensive processes.
- One of the highest costs factors of the DCB is the double soft soldering process for the ceramic process, and even the connection of the ceramic to the chip back side.
- the design modifications adapted for each chip-dimension are lengthy and expensive.
- Various embodiments provide a chip arrangement, including a carrier; a first chip electrically connected to the carrier; a ceramic layer disposed over the carrier; and a second chip disposed over the ceramic layer; wherein the ceramic layer has a porosity in the range from about 3% to about 70%.
- FIGS. 1A and 1B show a multi-chip package
- FIGS. 2A to 2C show a multi-chip package
- FIG. 3 shows a chip arrangement according to an embodiment
- FIG. 4 shows a method for manufacturing a chip arrangement according to an embodiment
- FIGS. 5A to 5E show a method for manufacturing a chip arrangement according to an embodiment
- FIG. 6 shows a chip arrangement according to an embodiment
- FIG. 7 shows a chip arrangement according to an embodiment.
- the word “over” is used herein to describe forming a feature, e.g. a layer, “over” a side or surface, and may be used to mean that the feature, e.g. the layer may be formed “directly on,” e.g. in direct contact with, the implied side or surface.
- the word “over” may also be used herein to describe forming a feature, e.g. a layer “over” a side or surface, and may be used to mean that the feature, e.g. the layer may be formed “indirectly on” the implied side or surface with one or more additional layers being arranged between the implied side or surface and the formed layer.
- Various embodiments provide a method for manufacturing a chip arrangement.
- the method may include selectively depositing thin layers of different porosity over one another to electrically insulate a chip, e.g. a logic chip, in a multi-chip module.
- Various embodiments provide a chip arrangement including one or more ceramic or plastic layers and/or one or more overlying electrically conductive layers over the ceramic or plaster layers, wherein the one or more layers may electrically insulate and/or dissipate heat from a chip, e.g. a logic chip, in a multi-chip module.
- Various embodiments provide a method for manufacturing a multi-chip module using a particles deposition process e.g. a plasma dust method, for manufacturing one or more layers for heat dissipation and to electrically insulate a chip, e.g. a logic chip, in a multi-chip module.
- a particles deposition process e.g. a plasma dust method
- a chip package e.g. a single chip or multi-chip package, including one or more chips within a semiconductor housing, wherein a ceramic material including an organic materials, e.g. a purely organic material, may be used for heat dissipation.
- a ceramic material including an organic materials e.g. a purely organic material
- FIG. 3 shows chip arrangement 302 according to an embodiment.
- Chip arrangement 302 may include carrier 304 .
- Chip arrangement 302 may include first chip 306 electrically connected to carrier 304 ; ceramic layer 308 disposed over carrier 304 ; and second chip 312 disposed over ceramic layer 308 ; wherein ceramic layer 308 has a porosity in the range from about 3% to about 70%.
- FIG. 4 shows method 400 for manufacturing a chip arrangement, such as chip arrangement 302 , according to various embodiments.
- Method 400 may include:
- FIGS. 5A to 5E show method 500 for manufacturing a chip arrangement, such as chip arrangement 302 , according to various embodiments.
- method 500 may include electrically connecting first chip 306 to carrier 304 .
- Carrier 304 may include a chip carrier.
- carrier 304 may include an electrically conductive plate and/or substrate.
- Carrier 304 may include a lead frame, the lead frame including at least one from the following group of materials, the group of materials consisting of: copper, nickel, iron, copper alloy, nickel alloy, iron alloy.
- Carrier 304 may have a thickness t L ranging from about 80 ⁇ m to about 1500 ⁇ m, e.g. about 100 ⁇ m to about 500 ⁇ m, e.g. about 120 ⁇ m to about 200 ⁇ m.
- First chip 306 e.g. a semiconductor chip, e.g. a semiconductor die, may be disposed over carrier top side 514 .
- Carrier 304 may include carrier bottom side 516 , wherein carrier bottom side 516 faces a direction opposite to the direction faced by carrier top side 514 .
- First chip 306 may have a thickness t m ranging from about 20 ⁇ m to about 450 ⁇ m, e.g. about 20 ⁇ m to about 250 ⁇ m, e.g. about 40 ⁇ m to about 60 ⁇ m.
- First chip 306 may be electrically connected to carrier 304 via electrically conductive medium 518 , e.g. a die attach material.
- Electrically conductive medium 518 may include at least one from the following group of materials, the group consisting of: a solder, a soft solder, a diffusion solder, a paste, a nanopaste, an adhesive, an electrically conductive adhesive, a thermally conductive adhesive.
- Electrically conductive medium 518 may include at least one from the following group of elements, the group of elements consisting of: Ag, Zn, Sn, Pb, Bi, In, Cu, Au, Ni.
- first chip 306 may then be understood to be formed directly on carrier 304 .
- Electrically conductive medium 518 may be configured to adhere first chip bottom side 522 to carrier top side 514 .
- First chip 306 may include first chip top side 524 wherein first chip top side 524 may face a direction opposite to the direction that first chip bottom side 522 faces.
- First chip 306 may include chip back side metallization layer 517 , which may also be referred to as a back side contact pad, formed over chip bottom side 522 .
- Chip back side metallization layer 517 of first chip 306 may be adhered to carrier 304 via electrically conductive medium 518 .
- First chip 306 may include a power semiconductor chip, e.g. devices capable of carrying a voltage ranging from about 20 V to about 5000 V, e.g. from about 100 V to about 3000 V, e.g. from about 500 V to about 1500 V.
- a power semiconductor chip e.g. devices capable of carrying a voltage ranging from about 20 V to about 5000 V, e.g. from about 100 V to about 3000 V, e.g. from about 500 V to about 1500 V.
- the power semiconductor chip may include at least one power semiconductor device from the group consisting of: a power transistor, a power MOS transistor, a power bipolar transistor, a power field effect transistor, a power insulated gate bipolar transistor, a thyristor, a MOS controlled thyristors, a silicon controlled rectifier, a power schottky diode, a silicon carbide diode, a gallium nitride device.
- a power semiconductor device from the group consisting of: a power transistor, a power MOS transistor, a power bipolar transistor, a power field effect transistor, a power insulated gate bipolar transistor, a thyristor, a MOS controlled thyristors, a silicon controlled rectifier, a power schottky diode, a silicon carbide diode, a gallium nitride device.
- Top side may also be referred to as a “first side”, “front side” or “upper side” of the chip.
- the terms “top side”, “first side”, “front side” or “upper side” may be used interchangeably hereinafter.
- Bottom side may also be referred to as “second side” or “back side” of the chip.
- the terms “second side”, “back side”, or “bottom side” may be used interchangeably hereinafter.
- top side As used herein with respect to semiconductor power devices, the terms “top side”, “first side”, “front side” or “upper side” may be understood to refer to the side of the chip wherein a gate region and at least one first source/drain region may be formed.
- second side “back side”, or “bottom side” may be understood to refer to the side of the chip wherein a second source/drain region, e.g. chip back side metallization 517 , may be formed. Therefore, a semiconductor power transistor may support a vertical current flow through the chip, e.g. between first chip top side 524 and first chip bottom side 522 .
- ceramic layer 308 may be disposed over carrier 304 .
- Ceramic layer 308 may be disposed over carrier top side 514 .
- First chip 306 may already be disposed over carrier 304 before ceramic layer 308 is deposited. Alternatively, first chip 306 may not yet be disposed over carrier 304 when ceramic layer 308 is deposited. If first chip 306 may already be disposed over carrier 304 before ceramic layer 308 is deposited, ceramic layer 308 may be deposited over a region of carrier 304 disposed apart from first chip 306 by a separation distance d s .
- Separation distance d s may define an eventual distance separating first chip 306 from second chip 312 formed over carrier 304 , independently of which of first chip 306 and second chip 312 is formed over carrier 304 first. Separation distance d s may range from about 10 ⁇ m to about 10 mm, e.g. from about 50 ⁇ m to about 5 mm, e.g. from about 100 ⁇ m to about 1 mm.
- Ceramic layer 308 may have a thickness t C1 ranging from about 40 ⁇ m to about 300 ⁇ m, e.g. about 45 ⁇ m to about 150 ⁇ m, e.g. about 50 ⁇ m to about 100 ⁇ m.
- the process of depositing ceramic layer 308 may include using a plasma dust method to deposit one or more particles, or any other suitable particle deposition method, e.g. a cold spray method, e.g. a thermal spray method.
- a plasma dust method to deposit one or more particles, or any other suitable particle deposition method, e.g. a cold spray method, e.g. a thermal spray method.
- the deposition of ceramic layer 308 may include depositing ceramic layer 308 which may include one or more particles, wherein the one or more particles may include at least one from the following group of materials, the group of materials consisting of: glass, aluminum oxide and aluminum nitride, silicon dioxide, silicon nitride, silicon carbide, titanium dioxide, titanium nitride, zirconium dioxide, boron nitride, boron carbide.
- Ceramic layer 308 may further include at least one from the following group of materials, the group of materials consisting of: an organic material, plastic, epoxy, polyimide, thermoset, polyacrylate, silicone and silica.
- ceramic layer 308 may be deposited wherein one or more particles including at least one from the following group of materials, the group of materials consisting of: glass, aluminum oxide and aluminum nitride may be deposited on carrier 304 . Subsequently at least one from the following group of materials, the group of materials consisting of: plastic, epoxy, polyimide, thermoset, polyacrylate, silicone and silica may be deposited to fill one or more spaces between the one or more particles and penetrates or inter diffuse inside the porous ceramic layer.
- Heating of ceramic layer 308 may be carried out and the one or more particles may be sintered, causing them to adhere to carrier 304 .
- the one or more particles may be heated up to temperatures in the range of about 20° C. to about 150° C. to cause sintering of particles.
- the sintering temperatures are lower than those used for current solder treatments.
- the basic adhesion mechanism may be dominantly chemical and/or physical adhesion.
- Ceramic layer 308 may include a first portion, e.g. a filler portion, wherein the first portion may include one or more particles including at least one from the following group of materials, the group of materials consisting of: glass, aluminum oxide and aluminum nitride, silicon dioxide, silicon nitride, silicon carbide, titanium dioxide, titanium nitride, zirconium dioxide, boron nitride, boron carbide. Theses one or more particles may include ceramic materials. Ceramic layer 308 may include a second portion, e.g. a matrix portion, wherein the second portion includes at least one from the following group of materials, the group of materials consisting of: an organic material, plastic, epoxy, polyimide, thermoset, polyacrylate, silicone, silica.
- Ceramic layer 308 may have a porosity in the range from about 3% to about 70%, e.g. about 10% to about 50%, e.g. about 20% to about 30%. Porosity may refer to the percentage of the total volume of ceramic layer 308 which may be taken up by voids, e.g. spaces. The voids may be spaces which are occupied by air.
- FIG. 7 shows an image of a typical coating layer formed using plasma dust deposition.
- Ceramic layer 308 may be expected to include thermally conducting particles which may be deposited using plasma dust deposition, wherein the thermally conducting particles may be surrounded by electrically insulating material.
- one or more voids or spaces 748 may occupy the total volume of ceramic layer 308 ; the voids or spaces 748 thereby affecting or contributing to the porosity of ceramic layer 308 .
- Ceramic layer 308 may include at least one of an electrically insulating material, e.g. the matrix portion or second portion, and a thermally conducting material, e.g. the first portion, or filler portion. Ceramic layer 308 may exhibit electrically insulating properties and/or thermally conducting properties.
- Ceramic layer 308 may be adhered directly on carrier 304 by means of an adhesive material 525 . As no other layers may be arranged between ceramic layer 308 and carrier 304 , apart from adhesive material 525 which adheres ceramic layer 308 to carrier 304 , ceramic layer 308 may be understood to be formed directly on carrier 304 . Alternatively, ceramic layer 308 may also be adhered to carrier 304 due to sintering which may cause ceramic layer 308 , e.g. particles in ceramic layer 308 to adhere to carrier 304 , even without adhesive material 525 .
- ceramic layer 308 Although only one ceramic layer is shown in the diagrams, i.e. only ceramic layer 308 is shown, it may be possible, according to other embodiments, to have a plurality of ceramic layers 308 formed between carrier 304 and second chip 312 .
- the plurality of ceramic layers may each have different porosities from each other.
- electrically conductive layer 526 may optionally be deposited. Electrically conductive layer 526 may be deposited over ceramic layer 308 . Electrically conductive layer 526 may include metal. Electrically conductive layer 526 may include at least one from the following group of materials, the group of materials consisting of: tin, lead, silver, copper, nickel, palladium, zinc, and aluminum, gold, antimony, inorganic elements and organic element, may be optionally added. Electrically conductive layer 526 may include one or more particles, the one or more particles including at least one from the following group of materials, the group of materials consisting of: tin, lead, silver, copper, nickel, palladium, zinc, aluminum, gold, antimony, inorganic elements and organic element. Electrically conductive layer 526 may include one or more particles from the group of particles consisting of: structures, nanostructures, microstructures, nanoparticles, microparticles, fibers, nanofibers, microfibers.
- Electrically conductive layer 526 may be deposited directly on ceramic layer 308 . It may be understood that electrically conductive layer 526 may be therefore formed over carrier top side 514 wherein ceramic layer 308 may be between electrically conductive layer 526 and carrier 304 . Electrically conductive layer 526 may be formed over, e.g. directly on, ceramic layer top side 528 , wherein ceramic layer top side 528 may face the same direction as carrier top side 514 .
- Electrically conductive layer 526 may be deposited using a plasma dust method to deposit one or more particles, or any other suitable particle deposition method, e.g. cold spraying.
- Electrically conductive layer 526 may have a thickness t E1 ranging from about 100 ⁇ m to about 0.5 ⁇ m, e.g. about 50 ⁇ m to about 1 ⁇ m, e.g. about 30 ⁇ m to about 10 ⁇ m.
- second chip 312 may be disposed over ceramic layer 308 . If electrically conductive layer 526 has been deposited over ceramic layer 308 , then second chip 312 may be disposed over or directly on electrically conductive layer 526 .
- Second chip 312 e.g. a semiconductor chip, e.g. a semiconductor die, may include a semiconductor integrated circuit logic chip, wherein the semiconductor integrated circuit logic chip may include at least one semiconductor logic device from the group of semiconductor logic devices, the group consisting of: an application specific integrated chip (ASIC), a driver, a controller, and a sensor.
- ASIC application specific integrated chip
- a semiconductor logic chip i.e. a logic integrated circuit chip, may include a low power semiconductor device, e.g. devices capable of carrying up to 100 V to 150 V or less.
- Second chip 312 may have a thickness t D2 ranging from about 100 ⁇ m to about 300 ⁇ m, e.g. about 120 ⁇ m to about 250 ⁇ m, e.g. about 150 ⁇ m to about 200 ⁇ m.
- Second chip 312 may optionally be adhered, e.g. glued, to electrically conductive layer 526 by means of adhesive material 532 .
- Adhesive material 532 may include at least one of a solder, a soft solder, a diffusion solder, a paste, a nanopaste, an adhesive, an electrically conductive adhesive, a thermally conductive adhesive. According to another embodiment, adhesive material 532 may not be necessary.
- Electrically conductive layer 526 may itself include at least one of a solder, a soft solder, a diffusion solder, a paste, a nanopaste, an adhesive, an electrically conductive adhesive, a thermally conductive adhesive; thereby eliminating the need for adhesive material 532 .
- second chip bottom side 534 may be adhered to ceramic layer 308 via electrically conductive layer 526 .
- electrically conductive layer 526 may itself include at least one of a solder, a soft solder, a diffusion solder, a paste, a nanopaste, an adhesive, an electrically conductive adhesive and/or a thermally conductive adhesive; formed from at least one from the following group of materials, the group consisting of: tin, lead, silver, copper, nickel, palladium, zinc, aluminum, gold, antimony, inorganic elements and organic element.
- Second chip bottom side 534 may face a direction which carrier bottom side 516 faces.
- Second chip top side 536 may face a direction opposite to the direction which second chip bottom side 534 faces.
- a temperature process e.g. a sintering process may be carried out, wherein ceramic layer 308 may be sintered using the sintering process. Even though it may not be necessary that first chip 306 be already located over carrier 304 before ceramic layer 308 and second chip 312 are deposited, ceramic layer 308 may be sintered using a sintering process even wherein first chip 306 may already be located over, e.g. directly on, carrier 304 . That is, the temperature process required for forming sintering of the particles in ceramic layer 308 may not place a thermal load on first chip 306 or second chip 312 . Sintering may result in electrically conductive layer 526 being adhered, e.g. strongly adhered, to ceramic layer 308 .
- second chip top side 536 may be understood to refer to the side of the chip which carries one or more contact pads, or electrical contacts, wherein bonding pads or electrical connects may be attached; or wherein it is the side of the chip which may be mostly covered by metallization layers.
- Second chip bottom side 534 may be understood to refer to the side of the chip which may be free from metallization or contact pads or electrical contacts.
- second chip 312 may be electrically insulated from carrier 304 .
- ceramic layer 308 and/or ceramic layer 308 in combination with electrically conductive layer 526 may electrically insulate second chip 312 from carrier 304 .
- ceramic layer 308 and/or ceramic layer 308 in combination with electrically conductive layer 526 may provide excellent heat dissipation qualities while electrically insulating second chip 312 from carrier 304 .
- Depositing at least one of ceramic layer 308 and at least one other electrically conductive layer, e.g. electrically conductive layer 526 and/or further electrically conductive layer 646 , may allow second chip 312 to be connected to the lead frame.
- the thickness of at least one of ceramic layer 308 and at least one other electrically conductive layer, e.g. electrically conductive layer 526 and/or further electrically conductive layer 646 may be easily controlled.
- the thickness of the ceramic layer 308 may result in thin layers including ceramic or plastic, using the materials described already above.
- first chip 306 maybe electrically connected to second chip 312 via one or more electrical interconnects 538 .
- One or more electrical interconnects 538 may include at least one from the following group of electrical interconnects, the group consisting of: wires, electrically conductive wires, bond wires, clips, electrically conductive clips.
- One or more electrical interconnects 538 may include at least one material, element or alloy from the following group of materials, the group consisting of: copper, aluminum, silver, tin, gold, zinc, nickel.
- One or more electrical interconnects 538 may electrically connect one or more first chip contact pads 542 formed over first chip top side 524 to one or more second chip contact pads 544 formed over second chip top side 536 .
- One or more first chip contact pads 542 and/or one or more second chip contact pads 544 may include at least one material, element or alloy from the following group of materials, the group consisting of: copper, aluminum, silver, tin, gold, zinc, nickel.
- second chip 312 may be isolated, e.g. electrically insulated from first chip 306 .
- second chip 312 may be packaged and/or partially surrounded with electrically insulating material, so that it is isolated from first chip 306 .
- second chip 312 may be isolated from carrier 304 by means of ceramic layer 308 and/or electrically conductive layer 526 .
- First chip 306 , second chip 312 and one or more electrical interconnects 538 may be electrically connected wherein first chip 306 and second chip 312 may form a half-bridge circuit arrangement.
- chip arrangement 502 may be formed.
- Chip arrangement 502 as shown in FIG. 5E may include carrier 304 .
- Chip arrangement 502 may include first chip 306 electrically connected to carrier 304 ; ceramic layer 308 disposed over carrier 304 ; and second chip 312 disposed over ceramic layer 308 ; wherein ceramic layer 308 has a porosity in the range from about 3% to about 70%.
- Chip arrangement 502 may include a half bridge circuit arrangement including a power semiconductor chip, e.g. first chip 306 , and a controller chip, e.g. second chip 312 , arranged within a module.
- a power semiconductor chip e.g. first chip 306
- a controller chip e.g. second chip 312
- FIG. 6 shows a chip arrangement 602 according to another embodiment.
- Chip arrangement 602 may include one or more or all of the features already described with respect to chip arrangement 502 .
- an additional process may optionally be carried out, wherein further electrically conductive layer 646 may be deposited over e.g. directly on, carrier 304 , before deposition of ceramic layer 308 .
- first chip 306 may already be located on carrier 304 before further electrically conductive layer 646 is deposited, further electrically conductive layer 646 may be deposited over a region of carrier 304 disposed apart from first chip 306 by a separation distance d s , wherein separation distance d s as previously described, may define an eventual distance separating first chip 306 from second chip 312 formed over carrier 304 . Further electrically conductive layer 646 may include one or more or all of the features already described with respect to electrically conductive layer 526 .
- At least one of ceramic layer 308 and at least one other electrically conductive layer, e.g. electrically conductive layer 526 and/or further electrically conductive layer 646 may be deposited through spin deposition, e.g. spinning coating of particles.
- the particles may include particles in the micrometer range and/or in the nanometer range. The particles may eventually be combined with a subsequent temperature process, e.g. a sintering process described hereinafter.
- Electrically conductive layer 526 and/or further electrically conductive layer 646 may include but are not limited to including copper. Similarly to electrically conductive layer 526 , further electrically conductive layer 646 may include one or more particles, the one or more particles including at least one from the following group of materials, the group of materials consisting of: tin, lead, silver, copper, nickel, palladium, zinc, aluminum, gold, antimony, inorganic elements and organic element.
- Further electrically conductive layer 646 may be adhered to carrier 304 by means of an adhesive such as adhesive 532 .
- further electrically conductive layer 646 may free of bonding material, e.g. free of adhesives, e.g. free of glue.
- further electrically conductive layer 646 may include at least one of a solder, a soft solder, a diffusion solder, a paste, a nanopaste, an adhesive, an electrically conductive adhesive, a thermally conductive adhesive formed from at least one from the following group of materials, the group consisting of: tin, lead, silver, copper, nickel, palladium, zinc, aluminum, gold, antimony, inorganic elements and organic element.
- Further electrically conductive layer 646 may have a thickness t E2 ranging from about 100 ⁇ m to about 0.5 ⁇ m, e.g. about 50 ⁇ m to about 1 ⁇ m, e.g. about 30 ⁇ m to about 10 ⁇ m.
- Ceramic layer 308 may be deposited over carrier 304 , and even directly on further electrically conductive layer 646 .
- the adhesion of second chip 312 to ceramic layer 308 may take place using a single process, e.g. wherein sintering and/or soldering may be carried out approximately at the same time, e.g. simultaneously, wherein electrically conductive layer 526 and/or further electrically conductive layer 646 may be fixed to ceramic layer 308 .
- Ceramic layer 308 and/or ceramic layer 308 in combination with electrically conductive layer 526 and/or further electrically conductive layer 646 may electrically insulate second chip 312 from carrier 304 .
- ceramic layer 308 and/or ceramic layer 308 in combination with electrically conductive layer 526 and/or further electrically conductive layer 646 may provide excellent heat dissipation qualities while electrically insulating second chip 312 from carrier 304 .
- Ceramic layer 308 and/or ceramic layer 308 in combination with electrically conductive layer 526 and/or further electrically conductive layer 646 may have a thermal conductivity in the range of 1 W/(m ⁇ K) to about 400 W/(m ⁇ K).
- Chip arrangement 602 may include at least part of a chip package, e.g. a chip packaging module.
- Chip arrangement 602 may include carrier 304 .
- Chip arrangement 602 may include first chip 306 electrically connected to carrier 304 ; further electrically conductive layer 646 disposed over carrier 304 , ceramic layer 308 disposed over further electrically conductive layer 646 ; and second chip 312 disposed over ceramic layer 308 ; wherein ceramic layer 308 has a porosity in the range from about 3% to about 70%.
- chip arrangement 602 may include a sandwich layer arrangement, e.g. copper 524-ceramic 308-copper 646 sandwich arrangement, between second chip bottom side 534 and carrier 304 , wherein second chip 312 may be disposed over the sandwich layer arrangement.
- Further electrically conductive layer 646 i.e. second copper layer, may be disposed between carrier 304 , i.e. the leadframe, and ceramic layer 308 .
- At least one of electrically conductive layer 526 and further electrically conductive layer 646 may serve as a solder material, e.g. as a soft solder, e.g. as a diffusion solder material.
- At least one of electrically conductive layer 526 and further electrically conductive layer 646 may be not necessarily required.
- ceramic layer 304 may be adhered to carrier 304 by adhesive material, e.g. an electrically insulating adhesive, e.g. an electrically conductive adhesive, an epoxy, a glue, a paste, an adhesive foil, an adhesive film.
- First chip 306 and second chip 312 may each include a semiconductor chip, e.g. a semiconductor die.
- First chip 306 and second chip 312 may each include a semiconductor chip, e.g. a die, which includes a wafer substrate.
- the semiconductor chip may include one or more electronic components formed over the wafer substrate.
- the wafer substrate may include various materials, e.g. semiconductor materials.
- the wafer substrate may include at least one from the following group of materials, the group of materials consisting of: Silicon, Germanium, Group III to V materials, polymers.
- the wafer substrate may include doped or undoped silicon.
- the wafer substrate may include a silicon on insulator SW wafer.
- the wafer substrate may include a semiconductor compound material, e.g. gallium arsenide (GaAs), indium phosphide (InP).
- the wafer substrate may include a quaternary semiconductor compound material, e.g. indium gallium arsenide (InGaAs).
- separation distance d s may define a distance separating first chip 306 from second chip 312 formed over carrier 304 .
- first chip 306 may be formed over a first portion of carrier 304
- second chip 312 may be formed over a second portion of carrier 304 , wherein first portion of carrier 304 may be different from second portion of carrier 304 .
- first portion of carrier 304 may be separated from second portion of carrier 304 by separation distance d s .
- first chip 306 may be formed over a first portion of carrier 304 , and at least one of ceramic layer 308 and/or at least one other electrically conductive layer, e.g.
- electrically conductive layer 526 and/or further electrically conductive layer 646 may be formed over a second portion of carrier 304 wherein first portion of carrier 304 may be different from second portion of carrier 304 , i.e. first portion of carrier 304 may be separated from second portion of carrier 304 by separation distance d s .
- Various embodiments provide a method for manufacturing a chip arrangement needing a simplified set of deposition equipment, e.g. only one apparatus, to process and produce an electrically insulating medium, e.g. at least one of ceramic layer 308 and at least one other electrically conductive layer, e.g. electrically conductive layer 526 and/or further electrically conductive layer 646 .
- an electrically insulating medium e.g. at least one of ceramic layer 308 and at least one other electrically conductive layer, e.g. electrically conductive layer 526 and/or further electrically conductive layer 646 .
- Various embodiments provide a chip arrangement and method for manufacturing a chip arrangement which incurs low production costs and low processing costs, e.g. reduction in cost by at least a factor of 10 to 15.
- Various embodiments provide a chip arrangement and method for manufacturing a chip arrangement wherein materials may be easily changed, and adapted for specific designs on the chip arrangement, and wherein the method provides flexibility for adapting and changing materials to be used as layer components in the chip arrangement.
- Various embodiments provide a chip arrangement and method for manufacturing a chip arrangement requiring simple preparation of materials and/or material compositions, in order to easily improve layer functionalities.
- material compositions may include, e,g. depositing solder material in electrically conductive layer 526 and/or further electrically conductive layer 646 , which may each include copper.
- Further examples include mixing glass and/or ceramic filler particles with plastic and/or epoxy to form ceramic layer 308 . Further examples include mixing a polymer matrix into ceramic layer 308 .
- Various embodiments provide a chip arrangement and method for manufacturing a chip arrangement wherein layer thicknesses, e.g. thicknesses of at least one of ceramic layer 308 and at least one other electrically conductive layer, e.g. electrically conductive layer 526 and/or further electrically conductive layer 646 , may be easily varied during the time of the coating process.
- layer thicknesses e.g. thicknesses of at least one of ceramic layer 308 and at least one other electrically conductive layer, e.g. electrically conductive layer 526 and/or further electrically conductive layer 646 .
- Various embodiments provide a chip arrangement and method for manufacturing a chip arrangement wherein at least one of ceramic layer 308 and at least one other electrically conductive layer, e.g. electrically conductive layer 526 and/or further electrically conductive layer 646 , may be produced by a process which places little or no thermal load on first chip 306 and/or second chip 312 during the process, e.g. using a cold coating process, e.g. a cold spray process.
- a cold coating process e.g. a cold spray process.
- Various embodiments provide a method for manufacturing a chip arrangement wherein fast design changes are possible, e.g. by varying the nozzle of the deposition equipment, e.g. through programming the coating nozzle.
- Various embodiments provide a method for manufacturing a chip arrangement wherein the location of at least one of ceramic layer 308 and at least one other electrically conductive layer, e.g. electrically conductive layer 526 and/or further electrically conductive layer 646 , i.e. the location of the isolation islands, may be exactly placed over carrier 304 .
- Various embodiments provide a method for manufacturing a chip arrangement wherein problems with running of solder material may be avoided, therefore eliminating the danger of short circuits within the chip arrangement.
- Various embodiments provide a method for depositing solder layers over ceramic materials, e.g. over ceramic material 308 , e.g. directly on ceramic material 308 .
- Various embodiments provide a chip arrangement, including: a carrier; a first chip electrically connected to the carrier; a ceramic layer disposed over the carrier; and a second chip disposed over the ceramic layer; wherein the ceramic layer has a porosity in the range from 3% to 70%.
- the first chip includes a power semiconductor chip.
- the power semiconductor chip includes at least one power semiconductor device from the group consisting of: a power transistor, a power MOS transistor, a power bipolar transistor, a power field effect transistor, a power insulated gate bipolar transistor, a thyristor, a MOS controlled thyristors, a silicon controlled rectifier, a power schottky diode, a silicon carbide diode, a gallium nitride device.
- a power semiconductor device from the group consisting of: a power transistor, a power MOS transistor, a power bipolar transistor, a power field effect transistor, a power insulated gate bipolar transistor, a thyristor, a MOS controlled thyristors, a silicon controlled rectifier, a power schottky diode, a silicon carbide diode, a gallium nitride device.
- the second chip includes at least one of a semiconductor logic chip and a semiconductor memory chip.
- the semiconductor logic chip includes at least one semiconductor logic device from the group consisting of: an application specific integrated circuit, a driver, a controller, a sensor.
- a first chip side is electrically connected to the carrier via an electrically conductive medium.
- the electrically conductive medium includes at least one from the following group of materials, the group consisting of: a solder, a soft solder, a diffusion solder, a paste, a nanopaste, an adhesive, an electrically conductive adhesive and a thermally conductive adhesive.
- the ceramic layer is adhered directly on the carrier by means of an adhesive material.
- the ceramic layer includes at least one of an electrically insulating material and a thermally conducting material.
- the ceramic layer includes one or more particles, the one or more particles including at least one from the following group of materials, the group of materials consisting of: aluminum oxide and aluminum nitride, silicon dioxide, silicon nitride, silicon carbide, titanium dioxide, titanium nitride, zirconium dioxide, boron nitride, boron carbide.
- the ceramic layer further includes a filler material, the filler material including at least one from the following group of materials, the group of materials consisting of: an organic material, plastic, epoxy, polyimide, thermoset, polyacrylate, silicone and silica.
- the carrier includes an electrically conductive material.
- the carrier includes a lead frame, the lead frame including at least one from the following group of materials, the group of materials consisting of: copper, nickel, iron, silver, gold, palladium, phosphorous, copper alloy, nickel alloy, iron alloy, silver alloy, gold alloy, palladium alloy, phosphorous alloy.
- the chip arrangement further includes an encapsulation material disposed over the carrier, wherein the encapsulation material at least partially surrounds the first chip and the second chip, and one or more lateral sides of the carrier.
- the chip arrangement further includes at least one electrically conductive layer formed at least one of over and under the ceramic layer.
- the at least one electrically conductive layer includes at least one from the following group of materials, the group of materials consisting of: tin, lead, silver, copper, nickel, palladium, zinc, aluminum, gold, antimony, inorganic elements and organic elements.
- Various embodiments provide a method for manufacturing a chip arrangement, the method including: electrically connecting a first chip to a carrier; disposing a ceramic layer having a porosity in the range from 3% to 70% over the carrier; and disposing a second chip over the ceramic layer.
- the method includes adhering the ceramic layer directly on the carrier by means of an adhesive material.
- the ceramic layer includes at least one of an electrically insulating material and a thermally conducting material.
- the ceramic layer includes one or more particles, the one or more particles including at least one from the following group of materials, the group of materials consisting of: aluminum oxide and aluminum nitride, silicon dioxide, silicon nitride, silicon carbide, titanium dioxide, titanium nitride, zirconium dioxide, boron nitride, boron carbide.
- the carrier includes a lead frame, the lead frame including at least one from the following group of materials, the group of materials consisting of: copper, nickel, iron, silver, gold, palladium, phosphorous, copper alloy, nickel alloy, iron alloy, silver alloy, gold alloy, palladium alloy, phosphorous alloy.
- the method further includes disposing an encapsulation material over the carrier, wherein the encapsulation material at least partially surrounds the first chip and the second chip, and one or more lateral sides of the carrier.
- the method further includes forming at least one electrically conductive layer over the carrier before depositing the ceramic layer; and depositing the ceramic layer over the at least one electrically conductive layer.
- the method further includes forming at least one electrically conductive layer over the ceramic layer; and forming the second chip over the least one electrically conductive layer.
- the method further includes electrically connecting the first chip to the carrier via an electrically conductive medium including at least one material from the following group of materials, the group consisting of: a solder, a soft solder, a diffusion solder, a paste, a nanopaste, an adhesive, an electrically conductive adhesive, a thermally conductive adhesive.
- an electrically conductive medium including at least one material from the following group of materials, the group consisting of: a solder, a soft solder, a diffusion solder, a paste, a nanopaste, an adhesive, an electrically conductive adhesive, a thermally conductive adhesive.
- the first chip includes a power semiconductor chip.
- the second chip includes at least one of a semiconductor logic chip and a semiconductor memory chip.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Materials Engineering (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Die Bonding (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/742,455 US20140197527A1 (en) | 2013-01-16 | 2013-01-16 | Chip arrangement and a method for manufacturing a chip arrangement |
DE102014100278.4A DE102014100278A1 (de) | 2013-01-16 | 2014-01-13 | Chipanordnung und verfahren zur herstellung einer chipanordnung |
CN201410019271.1A CN103928448A (zh) | 2013-01-16 | 2014-01-16 | 芯片装置和用于制造芯片装置的方法 |
US15/268,674 US9984897B2 (en) | 2013-01-16 | 2016-09-19 | Method for manufacturing a chip arrangement including a ceramic layer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/742,455 US20140197527A1 (en) | 2013-01-16 | 2013-01-16 | Chip arrangement and a method for manufacturing a chip arrangement |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/268,674 Division US9984897B2 (en) | 2013-01-16 | 2016-09-19 | Method for manufacturing a chip arrangement including a ceramic layer |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140197527A1 true US20140197527A1 (en) | 2014-07-17 |
Family
ID=51015192
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/742,455 Abandoned US20140197527A1 (en) | 2013-01-16 | 2013-01-16 | Chip arrangement and a method for manufacturing a chip arrangement |
US15/268,674 Active US9984897B2 (en) | 2013-01-16 | 2016-09-19 | Method for manufacturing a chip arrangement including a ceramic layer |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/268,674 Active US9984897B2 (en) | 2013-01-16 | 2016-09-19 | Method for manufacturing a chip arrangement including a ceramic layer |
Country Status (3)
Country | Link |
---|---|
US (2) | US20140197527A1 (zh) |
CN (1) | CN103928448A (zh) |
DE (1) | DE102014100278A1 (zh) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150298966A1 (en) * | 2014-04-21 | 2015-10-22 | Philip H. Bowles | Sensor package having stacked die |
US9230889B2 (en) | 2013-01-16 | 2016-01-05 | Infineon Technologies Ag | Chip arrangement with low temperature co-fired ceramic and a method for forming a chip arrangement with low temperature co-fired ceramic |
US9397018B2 (en) | 2013-01-16 | 2016-07-19 | Infineon Technologies Ag | Chip arrangement, a method for manufacturing a chip arrangement, integrated circuits and a method for manufacturing an integrated circuit |
US20160260658A1 (en) * | 2014-08-04 | 2016-09-08 | Infineon Technologies Ag | Source Down Semiconductor Devices and Methods of Formation Thereof |
US11145567B2 (en) * | 2016-02-26 | 2021-10-12 | National Institute Of Advanced Industrial Science And Technology | Heat-radiating substrate |
US11424217B2 (en) * | 2019-08-01 | 2022-08-23 | Infineon Technologies Ag | Soldering a conductor to an aluminum layer |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116053239B (zh) * | 2023-04-03 | 2023-07-25 | 中科华艺(天津)科技有限公司 | 一种多芯片组件的封装结构 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5561322A (en) * | 1994-11-09 | 1996-10-01 | International Business Machines Corporation | Semiconductor chip package with enhanced thermal conductivity |
US7211835B2 (en) * | 2003-07-09 | 2007-05-01 | Nichia Corporation | Light emitting device, method of manufacturing the same and lighting equipment |
US7868465B2 (en) * | 2007-06-04 | 2011-01-11 | Infineon Technologies Ag | Semiconductor device with a metallic carrier and two semiconductor chips applied to the carrier |
US20130229777A1 (en) * | 2012-03-01 | 2013-09-05 | Infineon Technologies Ag | Chip arrangements and methods for forming a chip arrangement |
-
2013
- 2013-01-16 US US13/742,455 patent/US20140197527A1/en not_active Abandoned
-
2014
- 2014-01-13 DE DE102014100278.4A patent/DE102014100278A1/de not_active Ceased
- 2014-01-16 CN CN201410019271.1A patent/CN103928448A/zh active Pending
-
2016
- 2016-09-19 US US15/268,674 patent/US9984897B2/en active Active
Non-Patent Citations (3)
Title |
---|
http://books.google.com/books?id=6pfZdxGLMY0C&q=porosity#v=snippet&q=porosity&f=false * |
http://www.induceramic.com/porous-ceramics-application/thermal-insulation-application * |
http://www.sv.vt.edu/classes/MSE2094_NoteBook/97ClassProj/exper/gordon/www/ceramic.html * |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9230889B2 (en) | 2013-01-16 | 2016-01-05 | Infineon Technologies Ag | Chip arrangement with low temperature co-fired ceramic and a method for forming a chip arrangement with low temperature co-fired ceramic |
US9397018B2 (en) | 2013-01-16 | 2016-07-19 | Infineon Technologies Ag | Chip arrangement, a method for manufacturing a chip arrangement, integrated circuits and a method for manufacturing an integrated circuit |
US20150298966A1 (en) * | 2014-04-21 | 2015-10-22 | Philip H. Bowles | Sensor package having stacked die |
US9365414B2 (en) * | 2014-04-21 | 2016-06-14 | Freescale Semiconductor, Inc. | Sensor package having stacked die |
US20160260658A1 (en) * | 2014-08-04 | 2016-09-08 | Infineon Technologies Ag | Source Down Semiconductor Devices and Methods of Formation Thereof |
US9911686B2 (en) * | 2014-08-04 | 2018-03-06 | Infineon Technologies Ag | Source down semiconductor devices and methods of formation thereof |
US11145567B2 (en) * | 2016-02-26 | 2021-10-12 | National Institute Of Advanced Industrial Science And Technology | Heat-radiating substrate |
EP3422401B1 (en) * | 2016-02-26 | 2023-11-15 | National Institute of Advanced Industrial Science and Technology | Heat dissipating substrate |
US11424217B2 (en) * | 2019-08-01 | 2022-08-23 | Infineon Technologies Ag | Soldering a conductor to an aluminum layer |
Also Published As
Publication number | Publication date |
---|---|
DE102014100278A1 (de) | 2014-07-17 |
US9984897B2 (en) | 2018-05-29 |
CN103928448A (zh) | 2014-07-16 |
US20170004979A1 (en) | 2017-01-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9984897B2 (en) | Method for manufacturing a chip arrangement including a ceramic layer | |
US9443760B2 (en) | Multichip power semiconductor device | |
US9147637B2 (en) | Module including a discrete device mounted on a DCB substrate | |
US9607966B2 (en) | Chip arrangement | |
US8736052B2 (en) | Semiconductor device including diffusion soldered layer on sintered silver layer | |
US8916474B2 (en) | Semiconductor modules and methods of formation thereof | |
US9698086B2 (en) | Chip package and method of manufacturing the same | |
US9397018B2 (en) | Chip arrangement, a method for manufacturing a chip arrangement, integrated circuits and a method for manufacturing an integrated circuit | |
US9673170B2 (en) | Batch process for connecting chips to a carrier | |
US8637379B2 (en) | Device including a semiconductor chip and a carrier and fabrication method | |
US7221055B2 (en) | System and method for die attach using a backside heat spreader | |
US8828804B2 (en) | Semiconductor device and method | |
US20130229777A1 (en) | Chip arrangements and methods for forming a chip arrangement | |
US8749075B2 (en) | Integrated circuits and a method for manufacturing an integrated circuit | |
US9165792B2 (en) | Integrated circuit, a chip package and a method for manufacturing an integrated circuit | |
US8426251B2 (en) | Semiconductor device | |
US7811862B2 (en) | Thermally enhanced electronic package | |
US9449902B2 (en) | Semiconductor packages having multiple lead frames and methods of formation thereof | |
US8847385B2 (en) | Chip arrangement, a method for forming a chip arrangement, a chip package, a method for forming a chip package | |
US9852961B2 (en) | Packaged semiconductor device having an encapsulated semiconductor chip | |
WO2023036406A1 (en) | Semiconductor package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MENGEL, MANFRED;MAHLER, JOACHIM;HOSSEINI, KHALIL;AND OTHERS;SIGNING DATES FROM 20130107 TO 20130115;REEL/FRAME:029636/0841 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |