US20140191362A1 - Electroless plating of cobalt alloys for on chip inductors - Google Patents
Electroless plating of cobalt alloys for on chip inductors Download PDFInfo
- Publication number
- US20140191362A1 US20140191362A1 US13/968,107 US201313968107A US2014191362A1 US 20140191362 A1 US20140191362 A1 US 20140191362A1 US 201313968107 A US201313968107 A US 201313968107A US 2014191362 A1 US2014191362 A1 US 2014191362A1
- Authority
- US
- United States
- Prior art keywords
- layer
- seed layer
- magnetic
- yoke
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910000531 Co alloy Inorganic materials 0.000 title claims abstract description 13
- 238000007772 electroless plating Methods 0.000 title claims description 21
- 239000000758 substrate Substances 0.000 claims abstract description 44
- 238000007747 plating Methods 0.000 claims abstract description 26
- 239000004065 semiconductor Substances 0.000 claims abstract description 11
- 230000001939 inductive effect Effects 0.000 claims abstract description 7
- 239000003989 dielectric material Substances 0.000 claims description 8
- 229910052742 iron Inorganic materials 0.000 claims description 7
- 229910052759 nickel Inorganic materials 0.000 claims description 6
- 238000000034 method Methods 0.000 abstract description 30
- 239000010410 layer Substances 0.000 description 131
- 239000000463 material Substances 0.000 description 21
- 229910052751 metal Inorganic materials 0.000 description 18
- 239000002184 metal Substances 0.000 description 17
- 230000008569 process Effects 0.000 description 17
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 16
- 235000012431 wafers Nutrition 0.000 description 16
- 229920002120 photoresistant polymer Polymers 0.000 description 12
- 229910045601 alloy Inorganic materials 0.000 description 11
- 239000000956 alloy Substances 0.000 description 11
- 238000000151 deposition Methods 0.000 description 11
- 239000004020 conductor Substances 0.000 description 9
- 239000011241 protective layer Substances 0.000 description 9
- 239000010936 titanium Substances 0.000 description 8
- 238000012545 processing Methods 0.000 description 7
- 238000001994 activation Methods 0.000 description 6
- KRKNYBCHXYNGOX-UHFFFAOYSA-N citric acid Chemical compound OC(=O)CC(O)(C(O)=O)CC(O)=O KRKNYBCHXYNGOX-UHFFFAOYSA-N 0.000 description 6
- 230000008021 deposition Effects 0.000 description 6
- 150000002739 metals Chemical class 0.000 description 6
- 238000000059 patterning Methods 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 230000004913 activation Effects 0.000 description 5
- 239000003638 chemical reducing agent Substances 0.000 description 5
- 238000013461 design Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 5
- 239000000696 magnetic material Substances 0.000 description 5
- 239000010949 copper Substances 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 239000000243 solution Substances 0.000 description 4
- 229910052715 tantalum Inorganic materials 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 3
- RJTANRZEWTUVMA-UHFFFAOYSA-N boron;n-methylmethanamine Chemical compound [B].CNC RJTANRZEWTUVMA-UHFFFAOYSA-N 0.000 description 3
- 239000000872 buffer Substances 0.000 description 3
- 229910017052 cobalt Inorganic materials 0.000 description 3
- 239000010941 cobalt Substances 0.000 description 3
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 238000001459 lithography Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- -1 Cu) Chemical class 0.000 description 2
- XOJVVFBFDXDTEG-UHFFFAOYSA-N Norphytane Natural products CC(C)CCCC(C)CCCC(C)CCCC(C)C XOJVVFBFDXDTEG-UHFFFAOYSA-N 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- UORVGPXVDQYIDP-UHFFFAOYSA-N borane Chemical compound B UORVGPXVDQYIDP-UHFFFAOYSA-N 0.000 description 2
- KGBXLFKZBHKPEV-UHFFFAOYSA-N boric acid Chemical compound OB(O)O KGBXLFKZBHKPEV-UHFFFAOYSA-N 0.000 description 2
- 239000004327 boric acid Substances 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- 239000003795 chemical substances by application Substances 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 239000011162 core material Substances 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 238000005538 encapsulation Methods 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 239000010453 quartz Substances 0.000 description 2
- 239000003870 refractory metal Substances 0.000 description 2
- 229910052594 sapphire Inorganic materials 0.000 description 2
- 239000010980 sapphire Substances 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000003381 stabilizer Substances 0.000 description 2
- 239000004094 surface-active agent Substances 0.000 description 2
- 229910052723 transition metal Inorganic materials 0.000 description 2
- 150000003624 transition metals Chemical class 0.000 description 2
- 238000001771 vacuum deposition Methods 0.000 description 2
- QTBSBXVTEAMEQO-UHFFFAOYSA-M Acetate Chemical compound CC([O-])=O QTBSBXVTEAMEQO-UHFFFAOYSA-M 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910020350 Na2WO4 Inorganic materials 0.000 description 1
- 229910021205 NaH2PO2 Inorganic materials 0.000 description 1
- 229910004166 TaN Inorganic materials 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 150000001412 amines Chemical class 0.000 description 1
- 238000005280 amorphization Methods 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 239000007864 aqueous solution Substances 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 229910000085 borane Inorganic materials 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000003197 catalytic effect Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- KTVIXTQDYHMGHF-UHFFFAOYSA-L cobalt(2+) sulfate Chemical compound [Co+2].[O-]S([O-])(=O)=O KTVIXTQDYHMGHF-UHFFFAOYSA-L 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000007598 dipping method Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 238000007496 glass forming Methods 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 229910021645 metal ion Inorganic materials 0.000 description 1
- 238000002156 mixing Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 229910052758 niobium Inorganic materials 0.000 description 1
- 229910052755 nonmetal Inorganic materials 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 230000035699 permeability Effects 0.000 description 1
- ACVYVLVWPXVTIT-UHFFFAOYSA-M phosphinate Chemical compound [O-][PH2]=O ACVYVLVWPXVTIT-UHFFFAOYSA-M 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 229910052702 rhenium Inorganic materials 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- XMVONEAAOPAGAO-UHFFFAOYSA-N sodium tungstate Chemical compound [Na+].[Na+].[O-][W]([O-])(=O)=O XMVONEAAOPAGAO-UHFFFAOYSA-N 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/80—Constructional details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/10—Inductors
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
- C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
- C23C18/1601—Process or apparatus
- C23C18/1603—Process or apparatus coating on selected surface areas
- C23C18/1605—Process or apparatus coating on selected surface areas by masking
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
- C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
- C23C18/1601—Process or apparatus
- C23C18/1603—Process or apparatus coating on selected surface areas
- C23C18/1607—Process or apparatus coating on selected surface areas by direct patterning
- C23C18/1608—Process or apparatus coating on selected surface areas by direct patterning from pretreatment step, i.e. selective pre-treatment
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
- C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
- C23C18/48—Coating with alloys
- C23C18/50—Coating with alloys with alloys based on iron, cobalt or nickel
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/02—Electroplating of selected surface areas
- C25D5/022—Electroplating of selected surface areas using masking means
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D7/00—Electroplating characterised by the article coated
- C25D7/001—Magnets
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5227—Inductive arrangements or effects of, or between, wiring layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/01—Manufacture or treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to electroless plating, and more particularly to Co-based electroless plating for semiconductor devices.
- On-chip magnetic inductors or transformers are passive elements that find wide applications in on-chip power converters and radio-frequency integrated circuits.
- On-chip magnetic inductors or transformers are composed of a set of conductors (e.g., copper lines) to carry the currents and a magnetic yoke/core to store magnetic energy.
- High performance magnetic core materials often determine the performance of the inductors both in inductance (L) and quality factor (Q), especially in the high frequency range (>10 MHz).
- the figures of merit for the soft magnetic materials used for on-chip inductors are high permeability, high moment, low coercivity, high anisotropy, and high electrical resistivity.
- Co-based amorphous alloys such as Co—Zr—Ta, Co—Zr—Nb and similar systems are particularly of note. These Co-based amorphous alloys have superior magnetic properties and relative high electrical resistivity.
- the amorphization of the cobalt is achieved by introducing small amounts of glass forming elements, mostly non-magnetic transition metals (e.g., Ti, Zr, Nb, Ta, W and so on). These elements can also be used to tune the magnetic properties, e.g., magnetostriction.
- On-chip inductors incorporated with such materials show favorable high-frequency response.
- these Co-based amorphous alloys are deposited mostly by vacuum deposition techniques (e.g. sputtering). This is because most transition metals are too noble to be reduced electrochemically in an aqueous solution.
- Vacuum methods usually have low deposition rates, generally do not have good conformal coverage and the derived magnetic films are difficult to pattern subtractively due to the challenges of mask alignment and long etching times.
- thick film sputtering requires high vacuum and frequent system maintenance due to collateral coating of chamber walls, which makes sputter processing expensive and hinders practical integration and manufacture of these materials.
- the deposition processes can result in high stress on a wafer, and, in particular, on large scale wafers (e.g., >200 mm).
- a method for forming an on-chip magnetic structure includes forming a seed layer over a substrate of a semiconductor chip.
- the seed layer is patterned to provide a plating location.
- a cobalt based alloy is electrolessly plated at the plating location to form a magnetic structure on the semiconductor chip.
- a method for forming an on-chip magnetic structure includes forming an adhesion layer over a substrate of a semiconductor chip; forming a seed layer on the adhesion layer; forming a protective layer over the seed layer; patterning the seed layer and the protective layer to provide a plating location; removing the protective layer; and electrolessly plating a cobalt or iron based alloy at the plating location to form a magnetic structure on the semiconductor chip.
- An on-chip magnetic structure includes a patterned seed layer formed over a substrate of a semiconductor chip to provide a plating location.
- a magnetic structure is formed including an electrolessly plated cobalt based alloy at the plating location, the inductive structure including at least one of a yoke and a coil.
- FIG. 1 is a cross-sectional view of a substrate having an adhesion layer, a seed layer and a protective layer formed thereon in accordance with the present principles;
- FIG. 2 is a cross-sectional view of the substrate of FIG. 1 having a lithographic resist mask formed thereon to pattern the seed layer in accordance with the present principles;
- FIG. 3 is a cross-sectional view of the substrate of FIG. 2 having the adhesion layer, the seed layer and the protective layer patterned in accordance with the present principles;
- FIG. 4 is a cross-sectional view of the substrate of FIG. 3 having the resist layer and the protective layer removed in accordance with the present principles;
- FIG. 5 is a cross-sectional view of the substrate of FIG. 4 having the seed layer activated in accordance with the present principles
- FIG. 6 is a cross-sectional view of the substrate of FIG. 5 having an electrolessly plated layer formed in accordance with the present principles
- FIG. 7 is a schematic diagram showing an illustrative electroless bath in accordance with the present principles.
- FIG. 8 is a cross-sectional view of a substrate having a dielectric layer with damascene metal structure formed therein in accordance with the present principles
- FIG. 9 is a cross-sectional view of the substrate of FIG. 8 having an electrolessly plated layer formed on a seed layer in accordance with the present principles
- FIG. 10 is a cross-sectional view of the substrate of FIG. 9 having a dielectric layer formed on the plated layer in accordance with the present principles
- FIG. 11 is a cross-sectional view of the substrate of FIG. 10 having coils or structures formed over the plated layer on the dielectric layer in accordance with the present principles;
- FIG. 12 is a cross-sectional view of the substrate of FIG. 11 having a hardbaked photoresist formed over the coils or structures, and openings formed in the dielectric layer to expose the plated layer in accordance with the present principles;
- FIG. 13 is a cross-sectional view of the substrate of FIG. 12 having another plated layer formed over the hardbaked photoresist and the exposed portions of the plated layer in accordance with the present principles;
- FIG. 14 is a cross-sectional view of a substrate having a patterned seed layer formed thereon in accordance with the present principles
- FIG. 15 is a cross-sectional view of the substrate of FIG. 14 having an electrolessly plated layer formed in accordance with the present principles
- FIG. 16 is a cross-sectional view of the substrate of FIG. 15 having a dielectric layer formed over the plated layer in accordance with the present principles;
- FIG. 17 is a cross-sectional view of the substrate of FIG. 16 having a resist layer patterned to form a mask or mold in accordance with the present principles;
- FIG. 18 is a cross-sectional view of the substrate of FIG. 17 having a conductive material formed in the mask or mold in accordance with the present principles;
- FIG. 19 is a cross-sectional view of the substrate of FIG. 18 after the mask or mold is removed to form a shielded slab inductor in accordance with the present principles
- FIG. 20 is a plot showing normalized moment versus applied field in Oe for an electroless plated CoWP film in accordance with the present principles.
- FIG. 21 is a block/flow diagram showing methods for forming an on-chip magnetic structure using electroless plating in accordance with illustrative embodiments.
- amorphous Co-based magnetic films are deposited through electroless plating.
- the present processes are simple and have many advantages over vacuum deposition.
- the electroless-plated magnetic materials show excellent magnetic and electrical properties that are comparable to those of most amorphous Co-based alloys.
- these magnetic materials and the processing methods can be easily integrated into many on-chip inductor or transformer structures, e.g., a closed-yoke or shielded-slab structure, etc.
- Electroless plating is similar to electroplating except that no outside current is needed. Electrons derived from heterogeneous oxidation of a reducing agent at a catalytically active surface reduce metal ions to form metal deposits on a surface.
- Reducing agents may include hypophosphite, borohydride and amine borane (e.g., dimethylamine borane (DMAB)).
- Phosphorous (P) and boron (B) are usually co-deposited with metals to form alloys.
- Possible material systems may include CoP, CoB, CoWP, CoWB, CoWPB, CoMoP, CoMoB, mixtures and alloys or these and other materials.
- Ni and Fe can be incorporated into the system to tune the magnetic properties. Fe can also replace Co to form Fe-based systems with similar foreign elements.
- Electroless processing employs an inexpensive deposition setup with relatively inexpensive chemicals. Patterning is done on thin seed layers. Magnetic materials are selectively deposited on patterned seeds so that no plating molds are needed. High selectivity deposition results in small global stress, even on large scale wafers. Excellent conformal coverage is also achieved, and no current density distribution problems, often seen in electroplating processes, are present.
- the electroless deposition processes are efficient at uniformly depositing materials across large scale wafers (e.g., >200 mm), and can even plate multiple wafers simultaneously.
- a design for an integrated circuit chip may be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly.
- the stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer.
- the photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
- the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B).
- such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C).
- This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- the magnetic components may include inductors, transformers, magnetic yokes, magnets, etc. Magnetic properties are particularly sensitive for on-chip inductors. Inductors need a thickness larger than about 100 nm and can be up to about 10 microns.
- a substrate 10 is provided for the formation of an electroless plating feature in accordance with the present principles.
- the substrate 10 may be part of a wafer or may be a stand-alone substrate.
- the substrate 10 may include silicon or other substrate material, e.g., GaAs, InP, SiC, etc.
- An adhesion layer 12 is deposited on the substrate 10 to permit the formation of a seed layer thereon. This adhesion layer is optionally employed and is used to improve the adhesion between a seed layer 14 and the substrate 10 .
- the seed layer 14 is deposited on the adhesion layer 12 .
- the adhesion layer 12 may include Ti, Ta, and/or TaN, although other materials may be employed.
- the seed layer 14 may be formed using a physical-vapor-deposition (PVD) process (e.g., sputtering).
- the seed layer 14 preferably includes a metal, and in particular, the seed layer 14 includes materials that display magnetic properties.
- the seed layer 14 may include catalytic metals such as Ni, Co, Pd, etc. where no activation is required. Otherwise, other metals (e.g., Cu), can be employed along with an activation step.
- the seed layer 14 includes a Ni 80 Fe 20 film, 30-50 nm thick.
- a bias magnetic field can be applied during seed layer 14 deposition to produce magnetic anisotropy. Other processes such as annealing in the presence of a magnetic field may be performed after the seed layer 14 is formed to produce magnetic anisotropy.
- a top layer or protective layer 16 which is optional, may be employed to protect the seed layer 14 .
- the top layer 16 may include Ti although any metal or even non-metal may be employed.
- the passive top layer 16 may be removed just before plating to ensure a pristine seed layer surface.
- a resist 18 such as a photoresist, is applied to a surface of the seed layer 14 or to the top layer 16 , if employed.
- the resist 18 is patterned to achieve the desired shape of the seed layer 14 , as will be described.
- lithographic patterning of the seed layer 14 is performed. This includes the patterning of the adhesion layer 12 and the top layer 16 , if employed.
- a wet etch may be employed to remove the seed layer 14 from a field region 15 .
- the seed layer 14 is patterned using the photoresist mask 18 . Instead of removing the seed layer 14 , a portion of the seed layer 14 may be isolated by covering other regions.
- the top layer 16 in the field region 15 may be treated (oxidized) to form an oxide (e.g., titanium oxide) or other compound.
- the resist 18 can be removed and the untreated top layer 16 may be removed to expose the pristine seed layer 14 in the appropriate shape onto which electrolessly deposited structures may be formed. Other methods may also be employed to pattern or expose an appropriate seed layer portion.
- the resist 18 is removed and the top layer 16 is removed, if present.
- an optional activation is performed on the seed layer 14 .
- the activation is performed depending on the type material employed for seed layer 14 .
- activation includes immersing the wafer or substrate 10 in a Pd-based solution for about 30 seconds to activate the surface of the seed layer 14 .
- An activated layer 20 is formed.
- an electroless plated layer 22 is formed on the seed layer 14 .
- the wafer/substrate 10 is immersed in a bath and a reaction is carried out to electrolessly form layer 22 .
- Layer 22 may include a cobalt based film, such as CoWP, CoWB, CoP, CoB, CoWPB, CoMoP, CoMoB, etc.
- Layer 22 is selectively electroless-plated on the patterned seed layer 14 to form yokes or other structures.
- Fe may replace Co.
- Ni and/or Fe may be employed in the layer 22 to adjust magnetic properties.
- Layer 22 includes an amorphous phase (or nanocrystalline phase) of the Co (or Fe) based material.
- the bath 100 includes an electroless solution 102 that may include different chemistries for forming Co or Fe based plating on integrated circuit chips.
- electroless solution 102 may include different chemistries for forming Co or Fe based plating on integrated circuit chips.
- multiple wafers 104 are batch processed to reduce time and costs. It should be understood that the wafers 104 may be arranged horizontally, vertically or at any angle in the bath 100 using a holder or stand 106 . It should also be understood that individual devices or substrates may be processed in the bath as well.
- the chemistries employed for plating CoWP, CoWPB and CoWB include the following.
- the chemistries shown in Table 1 may include one or more types of stabilizers; one or more types of surfactants; one or more types of buffer (e.g., other than boric acid); one or more complex agents (e.g., other than citric acid); etc.
- W can be replaced or partially replaced by other refractory metal or metals, e.g., Mo, Re, etc.
- Other sources or reducers may also be employed.
- a controller or computer device 110 may be employed to control conditions in the bath.
- the controller 110 may control mixing (agitators or mixers (not shown)), control temperature (using a thermocouple(s) and heaters (not shown)), control pH (by monitoring pH and introducing chemistries (e.g., buffers) as needed), etc.
- the controller 110 may also include alarms and timing controls to ensure high quality electroless plating parameters.
- FIGS. 8-13 another illustrative structure is described, which employs an electroless Co based plating process in accordance with the present principles.
- a substrate 202 has a dielectric layer 204 formed thereon.
- the substrate 202 may include any substrate material including but not limited to silicon, germanium, GaAs, quartz, sapphire, etc.
- the dielectric layer 204 may include silicon oxide, although other dielectric materials are also contemplated.
- the dielectric layer 204 may be patterned and conductive structures 206 formed using, e.g., a damascene process.
- a seed layer 213 is formed and patterned. Followinged by an electroless plating process to form a Co based bottom yoke 210 .
- the seed layer 213 preferably includes a magnetic material and may be formed in the presence of a magnetic bias field. An adhesion layer may be employed and formed prior to the seed layer 213 but is not shown.
- the bottom yoke 210 may include CoWP or other Co based materials.
- the seed layer 213 may include a Ti layer patterned to the shape of the yoke 210 or the seed layer 213 may include a protective Ti layer thereon and oxidized in the field around the location for forming the yoke 210 where the Ti remains intact where a footprint of the yoke 210 is to be formed. This may include forming a patterned resist where the footprint of the yoke 210 is to be formed (to protect the Ti from oxidation).
- a field etch can be performed to remove the seed layer 213 from areas beyond the yoke 210 .
- This may include a wet etch or other suitable etch process.
- a dielectric encapsulation layer 212 is formed over the yoke 210 and the field region surrounding the yoke 210 .
- the dielectric encapsulation layer 212 may include an oxide such as TEOS, or the like.
- a mask (not shown) is formed over the yoke 210 on the layer 212 .
- the mask is employed to form electroplated coils 214 .
- the electroplated coils 214 may include copper or other metals.
- the coils 214 may also be formed by electroless processing or by other methods.
- a photoresist 216 is deposited and patterned using a lithographic process to encapsulate the coils 214 over the yoke 210 .
- the photoresist 216 is reflowed to obtain a domed or curved shape by relying on surface tension in the photoresist 216 .
- the photoresist 216 is hardbaked. Portions 218 of the layer 212 are opened up over the yoke 210 . This may be performed using a patterned etch mask.
- a top yoke 220 is formed using the bottom yoke 210 as a seed layer and growing the top yoke 220 over the hardbaked photoresist 216 .
- the top yoke 220 preferably includes a same material as the bottom yoke 210 although different materials or alloys may be employed.
- electroless plating By employing electroless plating in accordance with the present principles, thermal budget is minimized by using low temperature processing.
- the electroless plating process can be employed to control an amount of Ni or Fe to accurately adjust magnetic properties of the plated material. It should be understood that the yoke structure, the coils and the interconnections may be arranged in different shapes and configurations from those illustratively depicted in the FIGs.
- FIGS. 14-19 another illustrative structure is described, which employs an electroless Co based plating process to form a shielded slab inductor in accordance with the present principles.
- a substrate 302 has a dielectric layer or adhesion layer 303 and a seed layer 304 formed thereon.
- the substrate 302 may include any substrate material including but not limited to silicon, germanium, GaAs, quartz, sapphire, etc.
- the seed layer 304 may include Fe, Ni, Co or other magnetic metals, alloys or materials.
- the seed layer 304 is patterned or otherwise processed to provide seed areas.
- the seed layer 304 may be activated, if needed.
- the dielectric layer 303 may include an oxide, e.g., SiO 2 .
- An appropriate material may be selected for layer 303 to function as an adhesion layer as well.
- the shield 310 may include CoWP or other alloys. It should be noted that the inductors, coils, slabs, shields, yokes or other structures depicted in the FIGS. are in cross-section and may include spirals, nested shapes, curves, etc. in top views.
- the dielectric layer 312 is deposited over the shield 310 .
- the dielectric layer 312 may include an oxide, such as a silicon oxide, although other dielectric materials may be employed.
- a photoresist 314 is deposited over the dielectric layer 312 and is patterned to form a mask or mold for further processing.
- an opening 316 is formed over the shield 310 for forming a slab inductor contact over the shield 310 .
- a conductive material 318 is deposited or plated through the mask of photoresist 314 .
- the conductive material may include copper or other highly conductive material to form an inductor, inductor electrode and/or contact 318 .
- the photoresist 314 is then removed as shown in FIG. 19 to provide a shielded-slab inductor structure in accordance with the present principles.
- electroless plated, amorphous Co magnetic films and patterned arrays for inductor applications provide inexpensive deposition costs, selectivity of deposition, excellent conformal coverage, and the ability to plate multiple wafers simultaneously.
- the electroless-plated Co films (e.g., CoWP) show excellent magnetic properties.
- normalized moment is plotted against applied field in Oe for an electroless plated CoWP film.
- the film shows good magnetic anisotropy and low coercivity of less than 0.1 Oe along both an easy axis 352 and a hard axis of the hysteresis.
- the easy axis plot 352 is a hysteresis with lines almost coinciding due to the small 0.1 Oe coercivity offset.
- the hard axis plot 350 which has a hysteresis with lines almost coinciding due to the small 0.1 Oe coercivity offset.
- the resistivity of the films is about 90-130 ⁇ cm, which is close to that of most amorphous Co-based alloys.
- the electroless plating can be performed inside a DC magnetic field, and/or the electroless-plated magnetic yokes can be post annealed in a DC magnetic field, to define magnetic anisotropy.
- compositions used for conventional diffusion barriers having a Co composition include Co content of greater than 90 atomic percent (at %) Co. These barriers do not provide magnetic properties and act only to prevent diffusion. In accordance with the present principles, the Co atomic percent is less than 90% to achieve better magnetic properties. In accordance with particularly useful embodiments, Co at 10-15 at % is particularly useful, although other percentages are also contemplated. Atomic percent of Co, Ni, Fe, etc. can be carefully and inexpensively controlled for electrolessly deposited magnetic layers. In addition, microstructure, particularly in thick films, can be controlled which can also contribute to magnetic performance (e.g., columnar grains will degrade magnetic performance are avoided in the electroless process).
- a substrate is provided where a conductive material is to be formed. This may include depositing conductive structures, such as metal lines that may connect to the metal structure. In other embodiments, coils or inductive bodies may be formed in a dielectric layer as the case may be.
- a seed layer is formed over a substrate of a semiconductor chip. The seed layer may be formed over a dielectric material, on a metal layer or on an adhesion layer. The metal/adhesion layer may include, e.g., Ti, Ta, TaN, etc.
- a protective layer may be formed over the seed layer. The protective layer is removed prior to electroless plating in block 408 .
- the seed layer is patterned to provide a plating location.
- the patterning may employ lithographic patterning using a resist and wet etching. Other patterning techniques may also be employed. For example, a mask may be formed by lithography to cover plating locations and an oxidation process may be employed to oxidize the metal layer. Then, by removing the mask, the metal layer is ready for the plating while the oxidized metal is not.
- an optional seed layer activation process may be employed. Activating may include coating or dipping the seed layer in a solution, e.g., a Pd-based solution.
- a cobalt based alloy is electrolessly plated at the plating location to form an inductive structure (or portion thereof) on the semiconductor chip.
- Fe may be employed as well instead of or in addition to the Co.
- the inductive structure may include a yoke, a portion of a yoke, an inductor coil, a transformer coil or coils, rings, magnets, or any other magnetic structure or portions thereof.
- an electrolessly plated cobalt based alloy is employed that includes at least one of CoWP, CoWB, CoP, CoB, CoWPB, CoMoB, and CoMoP.
- Other structures may also be employed including Fe based structures.
- Electrolessly plating includes: forming a first structure on the seed layer by electroless plating in block 412 , depositing a dielectric material on the first structure in block 414 ; opening at least one opening in the dielectric material to expose a portion of the first structure in block 416 ; and electrolessly plating in block 420 over the dielectric layer by growing the cobalt based alloy over the dielectric layer from the at least one opening to form a second structure.
- the first structure may include a bottom yoke and the second structure may include a top yoke, and conductors, such as, e.g., inductor coils may be formed on the dielectric layer between the bottom yoke and the top yoke in block 418 .
- conductors such as, e.g., inductor coils
- electrolessly plating includes: forming a first structure on the seed layer by electroless plating in block 422 ; depositing a dielectric material on the first structure in block 424 ; depositing a resist material on the dielectric layer in block 426 ; patterning the resist material to form a mask or mold in block 428 ; and forming a conductor in the mask or mold by plating in block 430 .
- the first structure formed in block 422 may function as a magnetic shield for the conductor formed in block 430 , and these together may function as a shielded-slab inductor.
- the plating process may be adjusted to introduce Fe and/or Ni to influence magnetic properties of the inductive structure. This is provided contemporaneously during electroless plating in, e.g., blocks 412 , 420 , 422 , 430 , etc.
- processing continues to complete the structures or devices.
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Materials Engineering (AREA)
- Organic Chemistry (AREA)
- Metallurgy (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Power Engineering (AREA)
- Mechanical Engineering (AREA)
- General Chemical & Material Sciences (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Electrochemistry (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemically Coating (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- This application is a Continuation application of co-pending U.S. patent application Ser. No. 13/738,139 filed on Jan. 10, 2013, incorporated herein by reference in its entirety.
- 1. Technical Field
- The present invention relates to electroless plating, and more particularly to Co-based electroless plating for semiconductor devices.
- 2. Description of the Related Art
- On-chip magnetic inductors or transformers are passive elements that find wide applications in on-chip power converters and radio-frequency integrated circuits. On-chip magnetic inductors or transformers are composed of a set of conductors (e.g., copper lines) to carry the currents and a magnetic yoke/core to store magnetic energy.
- High performance magnetic core materials often determine the performance of the inductors both in inductance (L) and quality factor (Q), especially in the high frequency range (>10 MHz). The figures of merit for the soft magnetic materials used for on-chip inductors are high permeability, high moment, low coercivity, high anisotropy, and high electrical resistivity.
- Co-based amorphous alloys such as Co—Zr—Ta, Co—Zr—Nb and similar systems are particularly of note. These Co-based amorphous alloys have superior magnetic properties and relative high electrical resistivity. The amorphization of the cobalt is achieved by introducing small amounts of glass forming elements, mostly non-magnetic transition metals (e.g., Ti, Zr, Nb, Ta, W and so on). These elements can also be used to tune the magnetic properties, e.g., magnetostriction. On-chip inductors incorporated with such materials show favorable high-frequency response. However, these Co-based amorphous alloys are deposited mostly by vacuum deposition techniques (e.g. sputtering). This is because most transition metals are too noble to be reduced electrochemically in an aqueous solution.
- Vacuum methods usually have low deposition rates, generally do not have good conformal coverage and the derived magnetic films are difficult to pattern subtractively due to the challenges of mask alignment and long etching times. In addition, such thick film sputtering requires high vacuum and frequent system maintenance due to collateral coating of chamber walls, which makes sputter processing expensive and hinders practical integration and manufacture of these materials. The deposition processes can result in high stress on a wafer, and, in particular, on large scale wafers (e.g., >200 mm).
- A method for forming an on-chip magnetic structure includes forming a seed layer over a substrate of a semiconductor chip. The seed layer is patterned to provide a plating location. A cobalt based alloy is electrolessly plated at the plating location to form a magnetic structure on the semiconductor chip.
- A method for forming an on-chip magnetic structure includes forming an adhesion layer over a substrate of a semiconductor chip; forming a seed layer on the adhesion layer; forming a protective layer over the seed layer; patterning the seed layer and the protective layer to provide a plating location; removing the protective layer; and electrolessly plating a cobalt or iron based alloy at the plating location to form a magnetic structure on the semiconductor chip.
- An on-chip magnetic structure includes a patterned seed layer formed over a substrate of a semiconductor chip to provide a plating location. A magnetic structure is formed including an electrolessly plated cobalt based alloy at the plating location, the inductive structure including at least one of a yoke and a coil.
- These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
- The disclosure will provide details in the following description of preferred embodiments with reference to the following figures wherein:
-
FIG. 1 is a cross-sectional view of a substrate having an adhesion layer, a seed layer and a protective layer formed thereon in accordance with the present principles; -
FIG. 2 is a cross-sectional view of the substrate ofFIG. 1 having a lithographic resist mask formed thereon to pattern the seed layer in accordance with the present principles; -
FIG. 3 is a cross-sectional view of the substrate ofFIG. 2 having the adhesion layer, the seed layer and the protective layer patterned in accordance with the present principles; -
FIG. 4 is a cross-sectional view of the substrate ofFIG. 3 having the resist layer and the protective layer removed in accordance with the present principles; -
FIG. 5 is a cross-sectional view of the substrate ofFIG. 4 having the seed layer activated in accordance with the present principles; -
FIG. 6 is a cross-sectional view of the substrate ofFIG. 5 having an electrolessly plated layer formed in accordance with the present principles; -
FIG. 7 is a schematic diagram showing an illustrative electroless bath in accordance with the present principles; -
FIG. 8 is a cross-sectional view of a substrate having a dielectric layer with damascene metal structure formed therein in accordance with the present principles; -
FIG. 9 is a cross-sectional view of the substrate ofFIG. 8 having an electrolessly plated layer formed on a seed layer in accordance with the present principles; -
FIG. 10 is a cross-sectional view of the substrate ofFIG. 9 having a dielectric layer formed on the plated layer in accordance with the present principles; -
FIG. 11 is a cross-sectional view of the substrate ofFIG. 10 having coils or structures formed over the plated layer on the dielectric layer in accordance with the present principles; -
FIG. 12 is a cross-sectional view of the substrate ofFIG. 11 having a hardbaked photoresist formed over the coils or structures, and openings formed in the dielectric layer to expose the plated layer in accordance with the present principles; -
FIG. 13 is a cross-sectional view of the substrate ofFIG. 12 having another plated layer formed over the hardbaked photoresist and the exposed portions of the plated layer in accordance with the present principles; -
FIG. 14 is a cross-sectional view of a substrate having a patterned seed layer formed thereon in accordance with the present principles; -
FIG. 15 is a cross-sectional view of the substrate ofFIG. 14 having an electrolessly plated layer formed in accordance with the present principles; -
FIG. 16 is a cross-sectional view of the substrate ofFIG. 15 having a dielectric layer formed over the plated layer in accordance with the present principles; -
FIG. 17 is a cross-sectional view of the substrate ofFIG. 16 having a resist layer patterned to form a mask or mold in accordance with the present principles; -
FIG. 18 is a cross-sectional view of the substrate ofFIG. 17 having a conductive material formed in the mask or mold in accordance with the present principles; -
FIG. 19 is a cross-sectional view of the substrate ofFIG. 18 after the mask or mold is removed to form a shielded slab inductor in accordance with the present principles; -
FIG. 20 is a plot showing normalized moment versus applied field in Oe for an electroless plated CoWP film in accordance with the present principles; and -
FIG. 21 is a block/flow diagram showing methods for forming an on-chip magnetic structure using electroless plating in accordance with illustrative embodiments. - In accordance with the present principles, methods and devices are disclosed where amorphous Co-based magnetic films are deposited through electroless plating. The present processes are simple and have many advantages over vacuum deposition. The electroless-plated magnetic materials show excellent magnetic and electrical properties that are comparable to those of most amorphous Co-based alloys. In addition, these magnetic materials and the processing methods can be easily integrated into many on-chip inductor or transformer structures, e.g., a closed-yoke or shielded-slab structure, etc.
- Electroless plating is similar to electroplating except that no outside current is needed. Electrons derived from heterogeneous oxidation of a reducing agent at a catalytically active surface reduce metal ions to form metal deposits on a surface. Reducing agents may include hypophosphite, borohydride and amine borane (e.g., dimethylamine borane (DMAB)). Phosphorous (P) and boron (B) are usually co-deposited with metals to form alloys. Possible material systems may include CoP, CoB, CoWP, CoWB, CoWPB, CoMoP, CoMoB, mixtures and alloys or these and other materials. For example, Ni and Fe can be incorporated into the system to tune the magnetic properties. Fe can also replace Co to form Fe-based systems with similar foreign elements.
- Electroless processing employs an inexpensive deposition setup with relatively inexpensive chemicals. Patterning is done on thin seed layers. Magnetic materials are selectively deposited on patterned seeds so that no plating molds are needed. High selectivity deposition results in small global stress, even on large scale wafers. Excellent conformal coverage is also achieved, and no current density distribution problems, often seen in electroplating processes, are present. The electroless deposition processes are efficient at uniformly depositing materials across large scale wafers (e.g., >200 mm), and can even plate multiple wafers simultaneously.
- It is to be understood that the present invention will be described in terms of a given illustrative architectures having a wafer or substrate; however, other architectures, structures, substrate materials and process features and steps may be varied within the scope of the present invention.
- It will also be understood that when an element such as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
- A design for an integrated circuit chip may be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly. The stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer. The photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
- Methods as described herein may be used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case, the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- Reference in the specification to “one embodiment” or “an embodiment” of the present principles, as well as other variations thereof, means that a particular feature, structure, characteristic, and so forth described in connection with the embodiment is included in at least one embodiment of the present principles. Thus, the appearances of the phrase “in one embodiment” or “in an embodiment”, as well any other variations, appearing in various places throughout the specification are not necessarily all referring to the same embodiment.
- It is to be appreciated that the use of any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of “A, B, and/or C” and “at least one of A, B, and C”, such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
- Referring now to the drawings in which like numerals represent the same or similar elements and initially to
FIGS. 1-6 , an electroless plating process for forming an on-chip magnetic component is illustratively shown. The magnetic components may include inductors, transformers, magnetic yokes, magnets, etc. Magnetic properties are particularly sensitive for on-chip inductors. Inductors need a thickness larger than about 100 nm and can be up to about 10 microns. - Referring to
FIG. 1 , asubstrate 10 is provided for the formation of an electroless plating feature in accordance with the present principles. Thesubstrate 10 may be part of a wafer or may be a stand-alone substrate. Thesubstrate 10 may include silicon or other substrate material, e.g., GaAs, InP, SiC, etc. Anadhesion layer 12 is deposited on thesubstrate 10 to permit the formation of a seed layer thereon. This adhesion layer is optionally employed and is used to improve the adhesion between aseed layer 14 and thesubstrate 10. Theseed layer 14 is deposited on theadhesion layer 12. Theadhesion layer 12 may include Ti, Ta, and/or TaN, although other materials may be employed. - The
seed layer 14 may be formed using a physical-vapor-deposition (PVD) process (e.g., sputtering). Theseed layer 14 preferably includes a metal, and in particular, theseed layer 14 includes materials that display magnetic properties. Theseed layer 14 may include catalytic metals such as Ni, Co, Pd, etc. where no activation is required. Otherwise, other metals (e.g., Cu), can be employed along with an activation step. In a particularly useful embodiment, theseed layer 14 includes a Ni80Fe20 film, 30-50 nm thick. A bias magnetic field can be applied duringseed layer 14 deposition to produce magnetic anisotropy. Other processes such as annealing in the presence of a magnetic field may be performed after theseed layer 14 is formed to produce magnetic anisotropy. - A top layer or
protective layer 16, which is optional, may be employed to protect theseed layer 14. Thetop layer 16 may include Ti although any metal or even non-metal may be employed. The passivetop layer 16 may be removed just before plating to ensure a pristine seed layer surface. - Referring to
FIG. 2 , a resist 18, such as a photoresist, is applied to a surface of theseed layer 14 or to thetop layer 16, if employed. The resist 18 is patterned to achieve the desired shape of theseed layer 14, as will be described. - Referring to
FIG. 3 , lithographic patterning of theseed layer 14 is performed. This includes the patterning of theadhesion layer 12 and thetop layer 16, if employed. A wet etch may be employed to remove theseed layer 14 from afield region 15. Theseed layer 14 is patterned using thephotoresist mask 18. Instead of removing theseed layer 14, a portion of theseed layer 14 may be isolated by covering other regions. For example, inFIG. 2 , thetop layer 16 in thefield region 15 may be treated (oxidized) to form an oxide (e.g., titanium oxide) or other compound. The resist 18 can be removed and the untreatedtop layer 16 may be removed to expose thepristine seed layer 14 in the appropriate shape onto which electrolessly deposited structures may be formed. Other methods may also be employed to pattern or expose an appropriate seed layer portion. - Referring to
FIG. 4 , the resist 18 (mask) is removed and thetop layer 16 is removed, if present. In one embodiment, an optional activation is performed on theseed layer 14. The activation is performed depending on the type material employed forseed layer 14. In one embodiment, activation includes immersing the wafer orsubstrate 10 in a Pd-based solution for about 30 seconds to activate the surface of theseed layer 14. An activatedlayer 20 is formed. - Referring to
FIG. 6 , an electroless platedlayer 22 is formed on theseed layer 14. The wafer/substrate 10 is immersed in a bath and a reaction is carried out toelectrolessly form layer 22.Layer 22 may include a cobalt based film, such as CoWP, CoWB, CoP, CoB, CoWPB, CoMoP, CoMoB, etc.Layer 22 is selectively electroless-plated on the patternedseed layer 14 to form yokes or other structures. In one embodiment, Fe may replace Co. Ni and/or Fe may be employed in thelayer 22 to adjust magnetic properties.Layer 22 includes an amorphous phase (or nanocrystalline phase) of the Co (or Fe) based material. - Referring to
FIG. 7 , an illustrativeelectroless bath 100 is shown in accordance with one exemplary embodiment. Thebath 100 includes anelectroless solution 102 that may include different chemistries for forming Co or Fe based plating on integrated circuit chips. In one embodiment,multiple wafers 104 are batch processed to reduce time and costs. It should be understood that thewafers 104 may be arranged horizontally, vertically or at any angle in thebath 100 using a holder or stand 106. It should also be understood that individual devices or substrates may be processed in the bath as well. - In particularly useful embodiments, the chemistries employed for plating CoWP, CoWPB and CoWB include the following.
-
TABLE 1 Component or property Description CoWP CoWPB CoWB CoSO4•7H2O (mol/1) Source of Co 0.05-0.1 0.05-0.1 0.05-0.1 NaH2PO2•H2O (mol/1) Reducer/ 0.2-0.34 0.2-0.34 — source of P DMAB (mol/1) Reducer/ — 0.02-0.04 0.02-0.2 source of B Na2WO4•H2O (mol/1) Source of W 0.02-0.2 0.02-0.2 0.02-0.2 Citric Acid (mol/1) Complex agent 0.5 0.5 0.5 Boric acid (mol/1) Buffer 0.5 0.5 0.5 Pb acetate (ppm) Stabilizer 0.1-1 0.1-1 0.1-1 PEG (ppm) Surfactant 2-20 2-20 2-20 PH — 8.5-9.5 8.5-9.5 8.5-9.5 Temp (C.) — 85-95 80-95 75-95 - It should be understood that the chemistries shown in Table 1 may include one or more types of stabilizers; one or more types of surfactants; one or more types of buffer (e.g., other than boric acid); one or more complex agents (e.g., other than citric acid); etc. In addition, W can be replaced or partially replaced by other refractory metal or metals, e.g., Mo, Re, etc. Other sources or reducers may also be employed.
- A controller or
computer device 110 may be employed to control conditions in the bath. For example, thecontroller 110 may control mixing (agitators or mixers (not shown)), control temperature (using a thermocouple(s) and heaters (not shown)), control pH (by monitoring pH and introducing chemistries (e.g., buffers) as needed), etc. Thecontroller 110 may also include alarms and timing controls to ensure high quality electroless plating parameters. - Referring to
FIGS. 8-13 , another illustrative structure is described, which employs an electroless Co based plating process in accordance with the present principles. - Referring to
FIG. 8 , asubstrate 202 has adielectric layer 204 formed thereon. Thesubstrate 202 may include any substrate material including but not limited to silicon, germanium, GaAs, quartz, sapphire, etc. Thedielectric layer 204 may include silicon oxide, although other dielectric materials are also contemplated. Thedielectric layer 204 may be patterned andconductive structures 206 formed using, e.g., a damascene process. - Referring to
FIG. 9 , aseed layer 213 is formed and patterned. Followed by an electroless plating process to form a Co basedbottom yoke 210. Theseed layer 213 preferably includes a magnetic material and may be formed in the presence of a magnetic bias field. An adhesion layer may be employed and formed prior to theseed layer 213 but is not shown. Thebottom yoke 210 may include CoWP or other Co based materials. Theseed layer 213 may include a Ti layer patterned to the shape of theyoke 210 or theseed layer 213 may include a protective Ti layer thereon and oxidized in the field around the location for forming theyoke 210 where the Ti remains intact where a footprint of theyoke 210 is to be formed. This may include forming a patterned resist where the footprint of theyoke 210 is to be formed (to protect the Ti from oxidation). - Referring to
FIG. 10 , depending on the method of creating theseed layer 213, a field etch can be performed to remove theseed layer 213 from areas beyond theyoke 210. This may include a wet etch or other suitable etch process. Adielectric encapsulation layer 212 is formed over theyoke 210 and the field region surrounding theyoke 210. Thedielectric encapsulation layer 212 may include an oxide such as TEOS, or the like. - Referring to
FIG. 11 , a mask (not shown) is formed over theyoke 210 on thelayer 212. The mask is employed to form electroplated coils 214. The electroplated coils 214 may include copper or other metals. Thecoils 214 may also be formed by electroless processing or by other methods. - Referring to
FIG. 12 , aphotoresist 216 is deposited and patterned using a lithographic process to encapsulate thecoils 214 over theyoke 210. Thephotoresist 216 is reflowed to obtain a domed or curved shape by relying on surface tension in thephotoresist 216. Then, thephotoresist 216 is hardbaked.Portions 218 of thelayer 212 are opened up over theyoke 210. This may be performed using a patterned etch mask. - Referring to
FIG. 13 , atop yoke 220 is formed using thebottom yoke 210 as a seed layer and growing thetop yoke 220 over thehardbaked photoresist 216. Thetop yoke 220 preferably includes a same material as thebottom yoke 210 although different materials or alloys may be employed. - By employing electroless plating in accordance with the present principles, thermal budget is minimized by using low temperature processing. In addition, the electroless plating process can be employed to control an amount of Ni or Fe to accurately adjust magnetic properties of the plated material. It should be understood that the yoke structure, the coils and the interconnections may be arranged in different shapes and configurations from those illustratively depicted in the FIGs.
- Referring to
FIGS. 14-19 , another illustrative structure is described, which employs an electroless Co based plating process to form a shielded slab inductor in accordance with the present principles. - Referring to
FIG. 14 , asubstrate 302 has a dielectric layer oradhesion layer 303 and aseed layer 304 formed thereon. Thesubstrate 302 may include any substrate material including but not limited to silicon, germanium, GaAs, quartz, sapphire, etc. Theseed layer 304 may include Fe, Ni, Co or other magnetic metals, alloys or materials. Theseed layer 304 is patterned or otherwise processed to provide seed areas. Theseed layer 304 may be activated, if needed. Thedielectric layer 303 may include an oxide, e.g., SiO2. An appropriate material may be selected forlayer 303 to function as an adhesion layer as well. - Referring to
FIG. 15 , an electroless plating process is carried out to form a Co basedshield 310. Theshield 310 may include CoWP or other alloys. It should be noted that the inductors, coils, slabs, shields, yokes or other structures depicted in the FIGS. are in cross-section and may include spirals, nested shapes, curves, etc. in top views. - Referring to
FIG. 16 , adielectric layer 312 is deposited over theshield 310. Thedielectric layer 312 may include an oxide, such as a silicon oxide, although other dielectric materials may be employed. - Referring to
FIG. 17 , aphotoresist 314 is deposited over thedielectric layer 312 and is patterned to form a mask or mold for further processing. Here, an opening 316 is formed over theshield 310 for forming a slab inductor contact over theshield 310. - Referring to
FIG. 18 , aconductive material 318 is deposited or plated through the mask ofphotoresist 314. The conductive material may include copper or other highly conductive material to form an inductor, inductor electrode and/or contact 318. Thephotoresist 314 is then removed as shown inFIG. 19 to provide a shielded-slab inductor structure in accordance with the present principles. - The use of electroless plated, amorphous Co magnetic films and patterned arrays for inductor applications provide inexpensive deposition costs, selectivity of deposition, excellent conformal coverage, and the ability to plate multiple wafers simultaneously. The electroless-plated Co films (e.g., CoWP) show excellent magnetic properties.
- Referring to
FIG. 20 , normalized moment is plotted against applied field in Oe for an electroless plated CoWP film. The film shows good magnetic anisotropy and low coercivity of less than 0.1 Oe along both aneasy axis 352 and a hard axis of the hysteresis. Theeasy axis plot 352 is a hysteresis with lines almost coinciding due to the small 0.1 Oe coercivity offset. The same is true for thehard axis plot 350 which has a hysteresis with lines almost coinciding due to the small 0.1 Oe coercivity offset. The resistivity of the films is about 90-130 μΩ·cm, which is close to that of most amorphous Co-based alloys. The electroless plating can be performed inside a DC magnetic field, and/or the electroless-plated magnetic yokes can be post annealed in a DC magnetic field, to define magnetic anisotropy. - Most compositions used for conventional diffusion barriers having a Co composition include Co content of greater than 90 atomic percent (at %) Co. These barriers do not provide magnetic properties and act only to prevent diffusion. In accordance with the present principles, the Co atomic percent is less than 90% to achieve better magnetic properties. In accordance with particularly useful embodiments, Co at 10-15 at % is particularly useful, although other percentages are also contemplated. Atomic percent of Co, Ni, Fe, etc. can be carefully and inexpensively controlled for electrolessly deposited magnetic layers. In addition, microstructure, particularly in thick films, can be controlled which can also contribute to magnetic performance (e.g., columnar grains will degrade magnetic performance are avoided in the electroless process).
- Referring to
FIG. 21 , methods for forming an on-chip magnetic structure using electroless plating are illustratively depicted. It should be noted that, in some alternative implementations, the functions noted in the blocks may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems that perform the specified functions or acts, or combinations of special purpose hardware and computer instructions. - In
block 402, a substrate is provided where a conductive material is to be formed. This may include depositing conductive structures, such as metal lines that may connect to the metal structure. In other embodiments, coils or inductive bodies may be formed in a dielectric layer as the case may be. Inblock 404, a seed layer is formed over a substrate of a semiconductor chip. The seed layer may be formed over a dielectric material, on a metal layer or on an adhesion layer. The metal/adhesion layer may include, e.g., Ti, Ta, TaN, etc. Inblock 406, a protective layer may be formed over the seed layer. The protective layer is removed prior to electroless plating inblock 408. - In
block 407, the seed layer is patterned to provide a plating location. The patterning may employ lithographic patterning using a resist and wet etching. Other patterning techniques may also be employed. For example, a mask may be formed by lithography to cover plating locations and an oxidation process may be employed to oxidize the metal layer. Then, by removing the mask, the metal layer is ready for the plating while the oxidized metal is not. - In
block 409, depending on the metal employed for the seed layer, an optional seed layer activation process may be employed. Activating may include coating or dipping the seed layer in a solution, e.g., a Pd-based solution. - In
block 410, a cobalt based alloy is electrolessly plated at the plating location to form an inductive structure (or portion thereof) on the semiconductor chip. Fe may be employed as well instead of or in addition to the Co. The inductive structure may include a yoke, a portion of a yoke, an inductor coil, a transformer coil or coils, rings, magnets, or any other magnetic structure or portions thereof. In particularly useful embodiments, an electrolessly plated cobalt based alloy is employed that includes at least one of CoWP, CoWB, CoP, CoB, CoWPB, CoMoB, and CoMoP. Other structures may also be employed including Fe based structures. - Electrolessly plating includes: forming a first structure on the seed layer by electroless plating in
block 412, depositing a dielectric material on the first structure in block 414; opening at least one opening in the dielectric material to expose a portion of the first structure inblock 416; and electrolessly plating inblock 420 over the dielectric layer by growing the cobalt based alloy over the dielectric layer from the at least one opening to form a second structure. - The first structure may include a bottom yoke and the second structure may include a top yoke, and conductors, such as, e.g., inductor coils may be formed on the dielectric layer between the bottom yoke and the top yoke in block 418.
- In another embodiment, electrolessly plating includes: forming a first structure on the seed layer by electroless plating in
block 422; depositing a dielectric material on the first structure inblock 424; depositing a resist material on the dielectric layer inblock 426; patterning the resist material to form a mask or mold inblock 428; and forming a conductor in the mask or mold by plating in block 430. The first structure formed inblock 422 may function as a magnetic shield for the conductor formed in block 430, and these together may function as a shielded-slab inductor. - In block 432, the plating process may be adjusted to introduce Fe and/or Ni to influence magnetic properties of the inductive structure. This is provided contemporaneously during electroless plating in, e.g., blocks 412, 420, 422, 430, etc. In
block 434, processing continues to complete the structures or devices. - Having described preferred embodiments for electroless plating of cobalt alloys for on chip inductors (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/968,107 US20140191362A1 (en) | 2013-01-10 | 2013-08-15 | Electroless plating of cobalt alloys for on chip inductors |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/738,139 US8846529B2 (en) | 2013-01-10 | 2013-01-10 | Electroless plating of cobalt alloys for on chip inductors |
US13/968,107 US20140191362A1 (en) | 2013-01-10 | 2013-08-15 | Electroless plating of cobalt alloys for on chip inductors |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/738,139 Continuation US8846529B2 (en) | 2013-01-10 | 2013-01-10 | Electroless plating of cobalt alloys for on chip inductors |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140191362A1 true US20140191362A1 (en) | 2014-07-10 |
Family
ID=51060374
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/738,139 Active US8846529B2 (en) | 2013-01-10 | 2013-01-10 | Electroless plating of cobalt alloys for on chip inductors |
US13/968,107 Abandoned US20140191362A1 (en) | 2013-01-10 | 2013-08-15 | Electroless plating of cobalt alloys for on chip inductors |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/738,139 Active US8846529B2 (en) | 2013-01-10 | 2013-01-10 | Electroless plating of cobalt alloys for on chip inductors |
Country Status (1)
Country | Link |
---|---|
US (2) | US8846529B2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160284451A1 (en) * | 2015-03-24 | 2016-09-29 | International Business Machines Corporation | High resistivity soft magnetic material for miniaturized power converter |
US20170076852A1 (en) * | 2015-09-15 | 2017-03-16 | International Business Machines Corporation | Laminated magnetic materials for on-chip magnetic inductors/transformers |
US20170316855A1 (en) * | 2016-05-02 | 2017-11-02 | International Business Machines Corporation | Electrolessly formed high resistivity magnetic materials |
US20180034369A1 (en) * | 2016-06-17 | 2018-02-01 | International Business Machines Corporation | On-Chip DC-DC Power Converters with Fully Integrated GaN Power Switches, Silicon CMOS Transistors and Magnetic Inductors |
DE102019113646B4 (en) | 2018-10-22 | 2024-02-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming an integrated circuit structure |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8956975B2 (en) * | 2013-02-28 | 2015-02-17 | International Business Machines Corporation | Electroless plated material formed directly on metal |
RU2630162C1 (en) * | 2016-10-19 | 2017-09-05 | Федеральное государственное бюджетное научное учреждение "Федеральный исследовательский центр "Красноярский научный центр Сибирского отделения Российской академии наук" | Method for producing co-p amorphous films on dielectric substrate |
CN106672928B (en) * | 2017-01-12 | 2019-10-01 | 南京师范大学 | A kind of CoxPyPorous nano-sheet and its synthetic method and application |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6030877A (en) | 1997-10-06 | 2000-02-29 | Industrial Technology Research Institute | Electroless gold plating method for forming inductor structures |
US8241701B2 (en) | 2005-08-31 | 2012-08-14 | Lam Research Corporation | Processes and systems for engineering a barrier surface for copper deposition |
US7008871B2 (en) | 2003-07-03 | 2006-03-07 | International Business Machines Corporation | Selective capping of copper wiring |
WO2006102318A2 (en) | 2005-03-18 | 2006-09-28 | Applied Materials, Inc. | Electroless deposition process on a contact containing silicon or silicide |
JP2009516080A (en) | 2005-11-18 | 2009-04-16 | レプリソールス テクノロジーズ アーベー | Electrode and method for forming the same |
US7863183B2 (en) * | 2006-01-18 | 2011-01-04 | International Business Machines Corporation | Method for fabricating last level copper-to-C4 connection with interfacial cap structure |
US7719084B2 (en) | 2006-06-30 | 2010-05-18 | Intel Corporation | Laminated magnetic material for inductors in integrated circuits |
US20080090079A1 (en) | 2006-09-28 | 2008-04-17 | Fajardo Arnel M | High-resistivity magnetic film from nano-particle plating |
US7964496B2 (en) | 2006-11-21 | 2011-06-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Schemes for forming barrier layers for copper in interconnect structures |
US7772106B2 (en) * | 2007-11-07 | 2010-08-10 | Stats Chippac, Ltd. | Method of forming an inductor on a semiconductor wafer |
JP5568811B2 (en) | 2011-04-01 | 2014-08-13 | 学校法人 関西大学 | Substrate intermediate, substrate and through via electrode forming method |
-
2013
- 2013-01-10 US US13/738,139 patent/US8846529B2/en active Active
- 2013-08-15 US US13/968,107 patent/US20140191362A1/en not_active Abandoned
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9865673B2 (en) * | 2015-03-24 | 2018-01-09 | International Business Machines Corporation | High resistivity soft magnetic material for miniaturized power converter |
US10971576B2 (en) * | 2015-03-24 | 2021-04-06 | International Business Machines Corporation | High resistivity soft magnetic material for miniaturized power converter |
US20160284451A1 (en) * | 2015-03-24 | 2016-09-29 | International Business Machines Corporation | High resistivity soft magnetic material for miniaturized power converter |
US20180076275A1 (en) * | 2015-03-24 | 2018-03-15 | International Business Machines Corporation | High resistivity soft magnetic material for miniaturized power converter |
US10763038B2 (en) * | 2015-09-15 | 2020-09-01 | International Business Machines Corporation | Laminated magnetic materials for on-chip magnetic inductors/transformers |
US20170076860A1 (en) * | 2015-09-15 | 2017-03-16 | International Business Machines Corporation | Laminated magnetic materials for on-chip magnetic inductors/transformers |
US10784045B2 (en) * | 2015-09-15 | 2020-09-22 | International Business Machines Corporation | Laminated magnetic materials for on-chip magnetic inductors/transformers |
US20170076852A1 (en) * | 2015-09-15 | 2017-03-16 | International Business Machines Corporation | Laminated magnetic materials for on-chip magnetic inductors/transformers |
US20170316855A1 (en) * | 2016-05-02 | 2017-11-02 | International Business Machines Corporation | Electrolessly formed high resistivity magnetic materials |
US10043607B2 (en) * | 2016-05-02 | 2018-08-07 | International Business Machines Corporation | Electrolessly formed high resistivity magnetic materials |
US11152144B2 (en) * | 2016-05-02 | 2021-10-19 | International Business Machines Corporation | Electrolessly formed high resistivity magnetic materials |
US20180034369A1 (en) * | 2016-06-17 | 2018-02-01 | International Business Machines Corporation | On-Chip DC-DC Power Converters with Fully Integrated GaN Power Switches, Silicon CMOS Transistors and Magnetic Inductors |
US10396665B2 (en) * | 2016-06-17 | 2019-08-27 | International Business Machines Corporation | On-chip DC-DC power converters with fully integrated GaN power switches, silicon CMOS transistors and magnetic inductors |
DE102019113646B4 (en) | 2018-10-22 | 2024-02-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming an integrated circuit structure |
Also Published As
Publication number | Publication date |
---|---|
US20140191361A1 (en) | 2014-07-10 |
US8846529B2 (en) | 2014-09-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8846529B2 (en) | Electroless plating of cobalt alloys for on chip inductors | |
US8956975B2 (en) | Electroless plated material formed directly on metal | |
US10971576B2 (en) | High resistivity soft magnetic material for miniaturized power converter | |
US9837200B2 (en) | Micromagnetic device and method of forming the same | |
US7952459B2 (en) | Micromagnetic device and method of forming the same | |
US8018315B2 (en) | Power converter employing a micromagnetic device | |
US7943510B2 (en) | Methods of processing a substrate and forming a micromagnetic device | |
US10002919B2 (en) | High resistivity iron-based, thermally stable magnetic material for on-chip integrated inductors | |
EP0884783A2 (en) | A micromagnetic device for power processing applications and method of manufacture therefor | |
US20090066300A1 (en) | Power Converter Employing a Micromagnetic Device | |
US20090068761A1 (en) | Method of Forming a Micromagnetic Device | |
US20090068347A1 (en) | Method of Forming a Micromagnetic Device | |
US11152144B2 (en) | Electrolessly formed high resistivity magnetic materials | |
US20080157911A1 (en) | Soft magnetic layer for on-die inductively coupled wires with high electrical resistance | |
US20080157910A1 (en) | Amorphous soft magnetic layer for on-die inductively coupled wires | |
US20050095855A1 (en) | Compositions and methods for the electroless deposition of NiFe on a work piece | |
US9611561B2 (en) | Electroplating cell and tool | |
US20090065361A1 (en) | Electrolyte and Method of Producing the Same | |
JPH05182853A (en) | Manufacture of planar magnetic device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GALLAGHER, WILLIAM J.;O'SULLIVAN, EUGENE J.;WANG, NAIGANG;REEL/FRAME:031021/0120 Effective date: 20130108 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |