US20140145565A1 - Electronic Assembly Group and Method for Producing the Same - Google Patents

Electronic Assembly Group and Method for Producing the Same Download PDF

Info

Publication number
US20140145565A1
US20140145565A1 US14/171,379 US201414171379A US2014145565A1 US 20140145565 A1 US20140145565 A1 US 20140145565A1 US 201414171379 A US201414171379 A US 201414171379A US 2014145565 A1 US2014145565 A1 US 2014145565A1
Authority
US
United States
Prior art keywords
layer
electronic assembly
assembly group
connection regions
electrically conductive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/171,379
Inventor
Thomas Gottwald
Christian Rossle
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Schweizer Electronic AG
Original Assignee
Schweizer Electronic AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Schweizer Electronic AG filed Critical Schweizer Electronic AG
Assigned to SCHWEIZER ELECTRONIC AG reassignment SCHWEIZER ELECTRONIC AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GOTTWALD, THOMAS, RÖSSLE, Christian
Publication of US20140145565A1 publication Critical patent/US20140145565A1/en
Priority to US15/375,578 priority Critical patent/US10154593B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/185Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/645Inductive arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19Manufacturing methods of high density interconnect preforms
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/20Structure, shape, material or disposition of high density interconnect preforms
    • H02K11/0068
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02KDYNAMO-ELECTRIC MACHINES
    • H02K11/00Structural association of dynamo-electric machines with electric components or with devices for shielding, monitoring or protection
    • H02K11/30Structural association with control circuits or drive circuits
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02KDYNAMO-ELECTRIC MACHINES
    • H02K11/00Structural association of dynamo-electric machines with electric components or with devices for shielding, monitoring or protection
    • H02K11/30Structural association with control circuits or drive circuits
    • H02K11/33Drive circuits, e.g. power electronics
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02KDYNAMO-ELECTRIC MACHINES
    • H02K9/00Arrangements for cooling or ventilating
    • H02K9/22Arrangements for cooling or ventilating by solid heat conducting material embedded in, or arranged in contact with, the stator or rotor, e.g. heat bridges
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02KDYNAMO-ELECTRIC MACHINES
    • H02K9/00Arrangements for cooling or ventilating
    • H02K9/22Arrangements for cooling or ventilating by solid heat conducting material embedded in, or arranged in contact with, the stator or rotor, e.g. heat bridges
    • H02K9/227Heat sinks
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • H05K1/0204Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0271Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/184Components including terminals inserted in holes through the printed circuit board and connected to printed contacts on the walls of the holes or at the edges thereof or protruding over or into the holes
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0044Mechanical working of the substrate, e.g. drilling or punching
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038Through-connections; Vertical interconnect access [VIA] connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4602Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01GCAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
    • H01G2/00Details of capacitors not covered by a single one of groups H01G4/00-H01G11/00
    • H01G2/02Mountings
    • H01G2/06Mountings specially adapted for mounting on a printed-circuit support
    • H01G2/065Mountings specially adapted for mounting on a printed-circuit support for surface mounting, e.g. chip capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/20Structure, shape, material or disposition of high density interconnect preforms
    • H01L2224/21Structure, shape, material or disposition of high density interconnect preforms of an individual HDI interconnect
    • H01L2224/2105Shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/20Structure, shape, material or disposition of high density interconnect preforms
    • H01L2224/21Structure, shape, material or disposition of high density interconnect preforms of an individual HDI interconnect
    • H01L2224/211Disposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/32237Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bonding area disposed in a recess of the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73267Layer and HDI connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • H01L2924/143Digital devices
    • H01L2924/1431Logic devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19042Component type being an inductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19106Disposition of discrete passive components in a mirrored arrangement on two different side of a common die mounting substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0332Structure of the conductor
    • H05K2201/0388Other aspects of conductors
    • H05K2201/0397Tab
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10015Non-printed capacitor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10022Non-printed resistor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/1003Non-printed inductor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/02Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
    • H05K2203/0228Cutting, sawing, milling or shearing
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0058Laminating printed circuit boards onto other substrates, e.g. metallic substrates
    • H05K3/0061Laminating printed circuit boards onto other substrates, e.g. metallic substrates onto a metallic substrate, e.g. a heat sink
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3442Leadless components having edge contacts, e.g. leadless chip capacitors, chip carriers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4092Integral conductive tabs, i.e. conductive parts partly detached from the substrate

Definitions

  • the present invention relates to an electronic assembly group and a method for its production, as well as an electric motor, for example for use in a motor vehicle.
  • DCB Direct Copper Bonding
  • This usually means ceramic substrate with soldered power semiconductors, onto which further necessary (passive) component parts are connected.
  • these component parts can be capacitors, particularly film capacitors and inductors.
  • the electronic assembly group comprises a printed circuit board structure with a multilayer structure or multilayer configuration.
  • the multilayer structure contains, in a conventional manner, at least two electrically conductive layers.
  • the invention proposes to lengthen each of these two layers in such a way that they exhibit a section projecting beyond the multilayer structure, said section defining a connection region for direct contact formed by an additional passive component part.
  • connection regions can be designed, for example, in a lattice-like or striped form.
  • the additional passive component part can be a capacitor and/or an inductor and/or a resistor.
  • a multilayer structure with an electrically conductive carrier layer and at least one further electrically conductive layer are provided.
  • the carrier layer and the further electrically conductive layer have layer sections projecting beyond the core region of the multilayer structures. Any layer sections not needed as connection regions are at least partially removed, and also the prepreg layer sections projecting beyond the core region are at least partially removed. If necessary, remaining layer sections that project beyond the core region are bent to create connection regions for a passive component part.
  • At least one through-connection between a projecting layer section of the further electrically conductive layer and a projecting layer section of the carrier layer is established, and the projecting layer section of the further electrically conductive layer is separated from the further electrically conductive layer.
  • connection regions projecting beyond the multilayer structure with inductive component parts, such as, for example, ferrite cores, targeted inductors with specific values can additionally be created.
  • inductive component parts such as, for example, ferrite cores
  • targeted inductors with specific values can additionally be created.
  • These inductive component parts can be used alone or also in combination with other passive component parts such as a capacitor.
  • connection regions can exhibit at least one recess, with a contact pad contained within it, for contact with a passive component part.
  • the contact pad for example, can be electrically connected to the connection region via at least one holding web or holding bar. Due to this, during soldering/welding lower heat dissipation occurs because of the reduced cross-section of the holding web.
  • the contact pads can thus, for example, be soldered directly to the Schoop layer of a film capacitor.
  • Different geometries are possible for the arrangement of the contact pads and also the holding webs.
  • the holding webs can be arranged in such a way that they take on different expansion coefficients or the related mechanical tensions during use.
  • the holding webs can, for example, be arranged in a meandering or zig-zag way, or can allow deformation or twisting due to their mounting geometries.
  • FIG. 1 shows a side view cutaway diagram through a first exemplary embodiment of an electronic assembly group of the invention.
  • FIG. 2 shows a side view cutaway diagram through a second exemplary embodiment of an electronic assembly group of the invention.
  • FIGS. 3 through 6 illustrate the production of the connection regions according to the invention.
  • FIG. 7 shows a multilayer structure with separation layers for use in the production of connection regions according to the invention.
  • FIGS. 8 through 12 illustrate an alternative production of the connection regions according to the invention.
  • FIG. 13 shows a top view of an arrangement of a connection region according to the invention.
  • FIG. 1 shows an electronic assembly group 50 according to the invention in a side view cutaway diagram.
  • Assembly 50 contains a multilayer printed circuit board structure that has a carrier layer 12 which carries an (embedded) semiconductor component part 18 . Extending above the carrier layer 12 and the semiconductor component part 18 is a prepreg layer or one resin layer 20 from an earlier prepreg layer above which lies a further electrically conductive layer 14 . It has a through-connection to the semiconductor component part 18 . On the top layer 14 a logic circuit 40 can be attached as shown, for example by lamination. According to the exemplary embodiment shown, an electronic assembly group is a appropriate logic control. However, the logic circuit pictured can also be a separate circuit, and be coupled with conventional connection technology to the power electronic part.
  • a second further electrically conductive layer 16 is provided—separated by a second prepreg layer 22 . It is arranged such as to be electrically insulated from layer 12 , but its material thickness and its material properties are selected in such a way that good thermal conductivity and simultaneously high dielectric strength is achieved. The arrangement is positioned with the second further layer 16 at a heat sink 60 .
  • connection with the heat sink 60 can be made directly in the factory, so that the assembly according to the invention is delivered already complete with a cooling element. This would be an option, for example, in the compact design shown in FIG. with a ring capacitor surrounding the multilayer structure including the heat sink.
  • the assembly can also be connected only at the destination with the element serving as a heat sink possibly already present there.
  • the underside or bottom side of the assembly i.e., the underside of the second conductive layer 16
  • connection region 12 . 2 is extended beyond the original multilayer structure—to the right in the depiction of FIG. 1 —and forms a connection region 12 . 2 .
  • further conductive layer 14 is extended in the opposite direction beyond the “core region” or “functional region” of the multilayer structure, to form a connection region 14 . 1 .
  • the connection regions 12 . 2 and 14 . 1 are connections for a capacitor C, which are thus directly connected to the drain and source connections of the power semiconductor.
  • connection regions 12 . 2 , 14 . 1 are directly led out of the multilayer printed circuit board structure and are directly connected with a passive component part, i.e. in the present example a capacitor. Thereby a short connection from the passive component part to the semiconductor component part 18 is achieved.
  • the electronic assembly group according to the invention is of simple construction and has a significantly raised assembly density/integration as well as reduced parasitic inductions.
  • connection regions 14 . 1 and 12 . 2 are executed as a load inductor L.
  • the load inductor L can be formed, for example, by one or more ferrite cores.
  • the design according to the invention additionally permits direct contact of at least one of the load inductor-forming ferrite cores with the heat sink 60 .
  • FIG. 2 shows an alternative design of the electronic assembly group 50 of the invention, having a ring-shaped capacitor C that is arranged surrounding the printed circuit board structure.
  • the drain/source connection regions 12 . 1 , 14 . 1 , 12 . 2 , 14 . 2 in this case emerge on both sides of the structure from the carrier layer 12 and the further electrically conductive layer 14 so that altogether four connection regions 12 . 1 , 14 . 1 , 12 . 2 , 14 . 2 are present.
  • the ring capacitor can be connected with only two connections (as in the exemplary embodiment in FIG. 1 ); with four connections, however, the parasitic inductions that occur in the Schoop layer of the ring capacitor would be reduced by half.
  • connection regions according to the invention can be relatively short.
  • the ring capacitor receives within its inside (i.e. the opening of the ring) the multilayer printed circuit board structure from which the connection regions extend.
  • the connection regions are directly connected to the connections of the ring capacitor.
  • the heat sink 60 is also arranged inside the ring capacitor, in order to achieve the most compact design.
  • capacitor packs can be placed left and right on the connection pairs 12 . 1 , 14 . 1 and 12 . 2 , 14 . 2 .
  • the electronic assembly group can be a rectifier/converter in an electric motor for an automobile.
  • the assembly group can be placed in a particularly space-saving manner directly (with a suitable thermally conductive connective layer (e.g. adhesive pastes, sinter pastes, soldering pastes, etc.) in-between to prevent air gaps) on a cooling section (already present) of the electric motor, such that this forms the heat sink 60 , and no separate heat sink is necessary.
  • a suitable thermally conductive connective layer e.g. adhesive pastes, sinter pastes, soldering pastes, etc.
  • a standard multilayer structure 10 ′ is provided (cf. FIG. 3 ).
  • This multilayer structure may be, e.g., a structure such as that known from the parallel German patent application 10 2010 060 855.6 of the same applicant.
  • the multilayer structure 10 ′ provided comprises a first conductive layer 12 , representing a carrier layer for a semiconductor component 18 (not depicted).
  • the multilayer structure 10 ′ also comprises a further electrically conductive layer 14 which is located above the first conductive layer 12 in the depiction of FIG. 3 .
  • a prepreg layer 20 which may consist of thermally conductive material is provided between the two layers 12 , 14 .
  • the multilayer structure 10 ′ further comprises a second electrically conductive layer 16 which is located underneath the first conductive layer 12 in the depiction of FIG. 3 and separated from it by a second prepreg layer 22 .
  • This prepreg layer 22 may also consist of thermally conductive material.
  • the further electrically conductive layers 14 , 16 may be copper foils, which can additionally be plated.
  • the multilayer printed circuit board structure of the invention may have a symmetrical structure around the carrier layer 12 , i.e. the prepreg layers 20 , 22 have the same thickness, just as the further conductive layers 14 , 16 are each of the same thickness.
  • the symmetry of the structure results in a high level of reliability of the assembly. While asymmetrical structures such as DCB substrates tend to bend when subjected to the strain of temperature changes, this behavior is inhibited with the symmetrical structure described here.
  • the actual size/width of the electronic assembly group to be produced is indicated in FIG. 3 by the two dashed vertical lines, and is hereinafter termed the “core region” or functional region K.
  • the layers of the multilayer structure 10 ′ extend in this process stage as far beyond the dashed lines on both sides as corresponds to the desired length of the eventual/future connection regions. These sections of the layers are designated by the addition of “0.1” or “0.2” to the reference signs.
  • the prepreg layers 20 . 1 , 20 . 2 , 22 . 1 , and 22 . 2 may consist of the same (thermally conducting) material as in the “core region” K between the dashed lines, or if indicated by cost considerations—of a cheaper standard material.
  • That section of the multilayer printed circuit board structure containing the power electronic and, if applicable, control function is designated as core region K or functional region.
  • the sections projecting beyond this core region serve to realize the idea or gist of the invention, namely to create the possibility of a direct connection for passive components.
  • FIG. 4 depicts the multilayer structure after an etching process: the sections 16 . 1 and 16 . 2 of the second further electrically conductive layer 16 extending beyond the core region have been etched away, as has one of the two projecting sections 14 . 2 of the first further electrically conductive layer 14 .
  • the prepreg layers are unaffected by the etching step, as are the projecting sections 14 . 1 and 12 . 2 (which will still be needed later) of the first further layer 14 and carrier layer 12 .
  • the exposed prepreg layers 20 . 1 , 20 . 2 , 22 . 1 and 22 . 2 are substantially removed through milling (depth milling) (cf. FIG. 5 ), leaving a multilayer structure 10 the layers of which correspond in the “core region” to the desired dimensions, with two of the layers each having one layer section 14 . 1 , 12 . 2 projecting beyond the multilayer structure 10 .
  • These layer sections 14 . 1 , 12 . 2 are defined as connection regions, and are bent as necessary in a subsequent process step such that they serve to directly contact a passive component (cf. FIG. 6 ).
  • the connection regions may be formed as tabs or strips according to the invention. In particular, the connection regions are so formed as to be suited for directly contacting at least one further passive component without the need for additional connecting means (such as, in particular, cables, etc.).
  • connection regions 14 . 1 , 12 . 2 so formed can then be connected to a passive components, in the present exemplary embodiment a condenser C, C′, e.g. by soldering, if necessary via a Schoop layer.
  • a condenser C, C′ e.g. by soldering
  • connection regions 14 . 1 , 12 . 2 can be formed as at least one load inductor L, in that the conductive connection region is enclosed e.g. in ferrite cores.
  • the structure can also be connected to a heat sink 60 .
  • the final product may be potted (casting 70 ; cf. FIG. 1 ).
  • FIG. 7 One variant of the initial multilayer structure 10 ′′ is shown in FIG. 7 .
  • the basic structure of the multilayer structure corresponds with the depiction of FIG. 3 , with the difference that separating foils 11 , 13 , 15 are provided between the projecting layer sections 14 . 1 and 12 . 1 and their adjacent prepreg layer sections 20 . 1 , 20 . 2 , 22 . 2 , said foils permitting or easing the separation by mechanical means (through pulling, peeling, etc.) of the prepreg layer sections 20 . 1 , 20 . 2 , 22 . 2 from the eventual/future connection regions 14 . 1 , 12 . 2 .
  • the contour of the region to be removed is depth milled in order to provide access to the separating foil.
  • any other separating means may be used that prevents the prepreg layer from sticking to the electrically conducting layer.
  • This separating means can also be a suitable liquid or paste-like material applied via screen printing, spraying, or immersion.
  • a further variant, as illustrated in FIG. 8 provides for what is called “plane offsetting”.
  • a multilayer structure 10 ′′′ is provided in which the carrier layer 12 extends only slightly beyond the “core region” (reference sign 12 ′).
  • the further electrically conductive layer 14 is—as in the previous exemplary embodiments—extended on both sides beyond the core region (reference signs 14 . 1 and 14 . 2 ).
  • a through-connection 17 (which may consist of several through-connections, e.g. in the form of one or more rows of through-connections) is made from the extended layer section 14 . 1 of the first further electrically conductive layer 14 to the short projection 12 ′ of the carrier layer 12 positioned beneath it (cf. FIG. 9 ), followed by a separation of the layer section 14 . 1 from the first further electrically conductive layer 14 at the boundary of the “core region” and before the through-connection 17 (cf. FIG. 10 , reference sign 19 ).
  • a contact is established between the (somewhat thicker) carrier layer 12 and the (thinner) connection region 14 . 1 of the further electrically conductive layer 14 , so that the carrier layer 12 has a thinner “auxiliary” connection region.
  • the effect is that the connection regions both i) are on the same level and ii) have the same thickness.
  • depth millings are carried out from the side opposite the first further electrically conductive layer 14 , i.e. from the side of the second electrically conductive layer 16 , in order to create a bending region 24 on either side of the core region. These depth millings are carried out outside the core region, but close to it, so that the connection regions can be bent as close to the core region as possible. The depth millings go through all layers except the connection regions 14 . 1 and 14 . 2 (cf. FIG. 11 ).
  • two depth millings may be carried out, also from the side opposite the first further electrically conductive layer 14 , i.e. from the side of the second electrically conductive layer 16 .
  • These second depth millings serve to create solder connections 26 in order to make it possible to connect the passive component (cf. FIG. 12 ).
  • the remaining regions 28 with sequences of layers below the connection regions 14 . 1 and 14 . 2 can serve during potting as spacers between a housing surrounding the electronic assembly group (not shown).
  • FIG. 13 shows an extract of a plan view of an embodiment of a connection region 12 . 2 or 14 . 1 according to the invention.
  • the connection region has one or (as depicted) multiple recesses 30 (the embodiment of FIG. 13 has four such recesses).
  • Each recess 30 is provided with a contact pad 32 which is provided and formed for welding or soldering to a contact of the passive component to be connected.
  • the contact pad 32 has an essentially quadratic outline/footprint, though it may take any other suitable form.
  • the contact pad 32 is connected electrically to the connection region by means of at least one holding web/bar 34 .
  • at least one holding web/bar 34 In the embodiment shown, four holding webs 34 are provided for each contact pad 32 ; however, more or fewer may be used.
  • the holding webs 34 have a lower thermal cross-section than the surrounding connection region, thus simplifying the process of attachment via welding or soldering.
  • the holding webs 34 are additionally designed so as to compensate for different coefficients of expansion during operation (which involves heating). This occurs because the holding webs 34 are suited for absorbing mechanical stress loads.
  • the geometrical arrangement is such that, for straight holding bars or webs 34 , a twisting of the contact pad 32 is possible. This is achieved through a broken symmetry when connecting the contact pad and the connection region.
  • Another possibility is, e.g., to design the holding webs in a meander or zig-zag shape.
  • the invention thus permits direct connection of a passive component to a multilayer printed circuit board structure without additional connecting means, cables, bond wires, etc. Only the actual connection (generally by means of soldering) of the component need be performed.
  • the contact paths are thus shortened, the number of solder connections decreased and reliability consequently increased, parasitic inductances are reduced, and integration density is increased.

Abstract

An electronic assembly group comprising a printed circuit board structure in a multilayer configuration that has at least two electrically conductive layers. The electronic assembly group also comprises an additional passive component that is connected to the two electrically conductive layers, each of which has at least one segment that extends beyond the multilayer structure to form connection regions, the passive component making contact directly at the connection regions.

Description

    RELATED APPLICATIONS
  • This is a continuation of International PCT Application No. PCT/EP2012/002622, filed on Jun. 21, 2012, which claims priority from German application No. 10 2011 105 346.1, filed on Jun. 21, 2011, all of which are hereby incorporated by reference.
  • FIELD OF THE INVENTION
  • The present invention relates to an electronic assembly group and a method for its production, as well as an electric motor, for example for use in a motor vehicle.
  • BACKGROUND OF THE INVENTION
  • Electronic components, or electronic units or assemblies for power electronics, are known, for example, in the form of DCB (Direct Copper Bonding) modules. This usually means ceramic substrate with soldered power semiconductors, onto which further necessary (passive) component parts are connected. In the case of inverters/rectifiers these component parts can be capacitors, particularly film capacitors and inductors.
  • Based on the above, an electronic assembly group and a method for producing the same, as well as an arrangement of a multilayer printed circuit board structure with an integrated power semiconductor and an additional passive component part and an electric motor are proposed according to the invention.
  • SUMMARY OF THE INVENTION
  • The electronic assembly group according to the invention comprises a printed circuit board structure with a multilayer structure or multilayer configuration. The multilayer structure contains, in a conventional manner, at least two electrically conductive layers. The invention proposes to lengthen each of these two layers in such a way that they exhibit a section projecting beyond the multilayer structure, said section defining a connection region for direct contact formed by an additional passive component part. These connection regions can be designed, for example, in a lattice-like or striped form.
  • This allows a significant reduction of the strongly present parasitic inductions in the known DCB modules with their long lines and connections. Additionally, a short and low-inductive connection of power semiconductors in the multilayer structure and a compact design is made possible. The number of connection points between the active and the passive component parts, particularly by bonding, is reduced, since only the connection region projecting from the printed circuit board core remains to be connected with the passive component part. The additional passive component part, for example, can be a capacitor and/or an inductor and/or a resistor.
  • For the production of an electronic assembly group according to the invention, a multilayer structure with an electrically conductive carrier layer and at least one further electrically conductive layer are provided. The carrier layer and the further electrically conductive layer have layer sections projecting beyond the core region of the multilayer structures. Any layer sections not needed as connection regions are at least partially removed, and also the prepreg layer sections projecting beyond the core region are at least partially removed. If necessary, remaining layer sections that project beyond the core region are bent to create connection regions for a passive component part. This provides a particularly simple production of a compact assembly with integrated connection regions that project beyond the actual layer structure for a direct low-inductive connection of a passive component part without additional intermediary.
  • According to one variant, before the steps of the partial removal, at least one through-connection between a projecting layer section of the further electrically conductive layer and a projecting layer section of the carrier layer is established, and the projecting layer section of the further electrically conductive layer is separated from the further electrically conductive layer. This achieves the result that both connection regions projecting beyond the multilayer structure lie on the same plane and have the same thickness.
  • By combining the connection regions projecting beyond the multilayer structure with inductive component parts, such as, for example, ferrite cores, targeted inductors with specific values can additionally be created. These inductive component parts can be used alone or also in combination with other passive component parts such as a capacitor.
  • The connection regions can exhibit at least one recess, with a contact pad contained within it, for contact with a passive component part. This simplifies the direct connection with the passive component part. The contact pad, for example, can be electrically connected to the connection region via at least one holding web or holding bar. Due to this, during soldering/welding lower heat dissipation occurs because of the reduced cross-section of the holding web. The contact pads can thus, for example, be soldered directly to the Schoop layer of a film capacitor. Different geometries are possible for the arrangement of the contact pads and also the holding webs. The holding webs can be arranged in such a way that they take on different expansion coefficients or the related mechanical tensions during use. The holding webs can, for example, be arranged in a meandering or zig-zag way, or can allow deformation or twisting due to their mounting geometries.
  • Further advantages and embodiments of the invention are apparent from the description and the attached drawing.
  • It is obvious that the aforementioned features, and those which are still to be mentioned below, may be used not only in the respectively stated combination, but also in other combinations or also by themselves, without exceeding the scope of the present invention.
  • The invention is represented for illustrative purposes by means of exemplary embodiments depicted via schematic drawings (not to scale), and is described in detail in the following, with references to the illustration in question.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 shows a side view cutaway diagram through a first exemplary embodiment of an electronic assembly group of the invention.
  • FIG. 2 shows a side view cutaway diagram through a second exemplary embodiment of an electronic assembly group of the invention.
  • FIGS. 3 through 6 illustrate the production of the connection regions according to the invention.
  • FIG. 7 shows a multilayer structure with separation layers for use in the production of connection regions according to the invention.
  • FIGS. 8 through 12 illustrate an alternative production of the connection regions according to the invention.
  • FIG. 13 shows a top view of an arrangement of a connection region according to the invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • FIG. 1 shows an electronic assembly group 50 according to the invention in a side view cutaway diagram.
  • Assembly 50 contains a multilayer printed circuit board structure that has a carrier layer 12 which carries an (embedded) semiconductor component part 18. Extending above the carrier layer 12 and the semiconductor component part 18 is a prepreg layer or one resin layer 20 from an earlier prepreg layer above which lies a further electrically conductive layer 14. It has a through-connection to the semiconductor component part 18. On the top layer 14 a logic circuit 40 can be attached as shown, for example by lamination. According to the exemplary embodiment shown, an electronic assembly group is a appropriate logic control. However, the logic circuit pictured can also be a separate circuit, and be coupled with conventional connection technology to the power electronic part.
  • Beneath the carrier layer a second further electrically conductive layer 16 is provided—separated by a second prepreg layer 22. It is arranged such as to be electrically insulated from layer 12, but its material thickness and its material properties are selected in such a way that good thermal conductivity and simultaneously high dielectric strength is achieved. The arrangement is positioned with the second further layer 16 at a heat sink 60.
  • The connection with the heat sink 60 can be made directly in the factory, so that the assembly according to the invention is delivered already complete with a cooling element. This would be an option, for example, in the compact design shown in FIG. with a ring capacitor surrounding the multilayer structure including the heat sink. On the other hand, the assembly can also be connected only at the destination with the element serving as a heat sink possibly already present there. The underside or bottom side of the assembly (i.e., the underside of the second conductive layer 16) can have an adhesive paste layer or similar (not shown), with sufficient thermal conductivity (cf. the example of a motor vehicle electric motor in Paragraph described below).
  • The carrier layer 12 is extended beyond the original multilayer structure—to the right in the depiction of FIG. 1—and forms a connection region 12.2. In an analogous manner the further conductive layer 14 is extended in the opposite direction beyond the “core region” or “functional region” of the multilayer structure, to form a connection region 14.1. In the illustrated exemplary embodiment, the connection regions 12.2 and 14.1 are connections for a capacitor C, which are thus directly connected to the drain and source connections of the power semiconductor.
  • In this manner according to the invention, connection regions 12.2, 14.1 are directly led out of the multilayer printed circuit board structure and are directly connected with a passive component part, i.e. in the present example a capacitor. Thereby a short connection from the passive component part to the semiconductor component part 18 is achieved. The electronic assembly group according to the invention is of simple construction and has a significantly raised assembly density/integration as well as reduced parasitic inductions.
  • In addition, the connection regions 14.1 and 12.2 are executed as a load inductor L. The load inductor L can be formed, for example, by one or more ferrite cores.
  • The design according to the invention additionally permits direct contact of at least one of the load inductor-forming ferrite cores with the heat sink 60.
  • FIG. 2 shows an alternative design of the electronic assembly group 50 of the invention, having a ring-shaped capacitor C that is arranged surrounding the printed circuit board structure. The drain/source connection regions 12.1, 14.1, 12.2, 14.2 in this case emerge on both sides of the structure from the carrier layer 12 and the further electrically conductive layer 14 so that altogether four connection regions 12.1, 14.1, 12.2, 14.2 are present. Basically, the ring capacitor can be connected with only two connections (as in the exemplary embodiment in FIG. 1); with four connections, however, the parasitic inductions that occur in the Schoop layer of the ring capacitor would be reduced by half.
  • As is evident from the illustration of FIG. 2, by using a ring capacitor the invention allows an especially compact and flat design, since the entire internal structure including the heat sink 60 is surrounded by the capacitor. In an arrangement of this sort, the connection regions according to the invention can be relatively short. The ring capacitor receives within its inside (i.e. the opening of the ring) the multilayer printed circuit board structure from which the connection regions extend. The connection regions are directly connected to the connections of the ring capacitor. In the illustrated exemplary embodiment the heat sink 60 is also arranged inside the ring capacitor, in order to achieve the most compact design.
  • Of course, this can also be achieved with a rectangular capacitor. Alternatively, two separated capacitor packs can be placed left and right on the connection pairs 12.1, 14.1 and 12.2, 14.2.
  • In a specific application, the electronic assembly group can be a rectifier/converter in an electric motor for an automobile. In this case, the assembly group can be placed in a particularly space-saving manner directly (with a suitable thermally conductive connective layer (e.g. adhesive pastes, sinter pastes, soldering pastes, etc.) in-between to prevent air gaps) on a cooling section (already present) of the electric motor, such that this forms the heat sink 60, and no separate heat sink is necessary.
  • In order to produce an electronic assembly group according to the invention, a standard multilayer structure 10′ is provided (cf. FIG. 3). This multilayer structure may be, e.g., a structure such as that known from the parallel German patent application 10 2010 060 855.6 of the same applicant.
  • The multilayer structure 10′ provided comprises a first conductive layer 12, representing a carrier layer for a semiconductor component 18 (not depicted). The multilayer structure 10′ also comprises a further electrically conductive layer 14 which is located above the first conductive layer 12 in the depiction of FIG. 3. A prepreg layer 20 which may consist of thermally conductive material is provided between the two layers 12, 14.
  • The multilayer structure 10′ further comprises a second electrically conductive layer 16 which is located underneath the first conductive layer 12 in the depiction of FIG. 3 and separated from it by a second prepreg layer 22. This prepreg layer 22 may also consist of thermally conductive material.
  • The further electrically conductive layers 14, 16 may be copper foils, which can additionally be plated.
  • The multilayer printed circuit board structure of the invention may have a symmetrical structure around the carrier layer 12, i.e. the prepreg layers 20, 22 have the same thickness, just as the further conductive layers 14, 16 are each of the same thickness. The symmetry of the structure results in a high level of reliability of the assembly. While asymmetrical structures such as DCB substrates tend to bend when subjected to the strain of temperature changes, this behavior is inhibited with the symmetrical structure described here.
  • The actual size/width of the electronic assembly group to be produced is indicated in FIG. 3 by the two dashed vertical lines, and is hereinafter termed the “core region” or functional region K. In order to produce the layer sections extending beyond the multilayer structure according to the invention, the layers of the multilayer structure 10′ extend in this process stage as far beyond the dashed lines on both sides as corresponds to the desired length of the eventual/future connection regions. These sections of the layers are designated by the addition of “0.1” or “0.2” to the reference signs. To the left and right (in the representation of the figures) of the carrier layer 12 or 12.2, respectively, are internal layers F which have been exposed by milling.
  • In the regions to the left and right of the dashed lines, the prepreg layers 20.1, 20.2, 22.1, and 22.2 may consist of the same (thermally conducting) material as in the “core region” K between the dashed lines, or if indicated by cost considerations—of a cheaper standard material. That section of the multilayer printed circuit board structure containing the power electronic and, if applicable, control function is designated as core region K or functional region. The sections projecting beyond this core region serve to realize the idea or gist of the invention, namely to create the possibility of a direct connection for passive components.
  • FIG. 4 depicts the multilayer structure after an etching process: the sections 16.1 and 16.2 of the second further electrically conductive layer 16 extending beyond the core region have been etched away, as has one of the two projecting sections 14.2 of the first further electrically conductive layer 14. The prepreg layers are unaffected by the etching step, as are the projecting sections 14.1 and 12.2 (which will still be needed later) of the first further layer 14 and carrier layer 12.
  • In a further step, the exposed prepreg layers 20.1, 20.2, 22.1 and 22.2 are substantially removed through milling (depth milling) (cf. FIG. 5), leaving a multilayer structure 10 the layers of which correspond in the “core region” to the desired dimensions, with two of the layers each having one layer section 14.1, 12.2 projecting beyond the multilayer structure 10. These layer sections 14.1, 12.2 are defined as connection regions, and are bent as necessary in a subsequent process step such that they serve to directly contact a passive component (cf. FIG. 6). The connection regions may be formed as tabs or strips according to the invention. In particular, the connection regions are so formed as to be suited for directly contacting at least one further passive component without the need for additional connecting means (such as, in particular, cables, etc.).
  • The connection regions 14.1, 12.2 so formed can then be connected to a passive components, in the present exemplary embodiment a condenser C, C′, e.g. by soldering, if necessary via a Schoop layer.
  • In addition, one or both of the connection regions 14.1, 12.2 can be formed as at least one load inductor L, in that the conductive connection region is enclosed e.g. in ferrite cores. The structure can also be connected to a heat sink 60. The final product may be potted (casting 70; cf. FIG. 1).
  • One variant of the initial multilayer structure 10″ is shown in FIG. 7. The basic structure of the multilayer structure corresponds with the depiction of FIG. 3, with the difference that separating foils 11, 13, 15 are provided between the projecting layer sections 14.1 and 12.1 and their adjacent prepreg layer sections 20.1, 20.2, 22.2, said foils permitting or easing the separation by mechanical means (through pulling, peeling, etc.) of the prepreg layer sections 20.1, 20.2, 22.2 from the eventual/future connection regions 14.1, 12.2. To this end, the contour of the region to be removed is depth milled in order to provide access to the separating foil. The advantage is that only the contour, and not the entire surface, need by milled, etched or lasered. Instead of the separating foil described and depicted (which may be, e.g., a teflon or teflon-like film), any other separating means may be used that prevents the prepreg layer from sticking to the electrically conducting layer. This separating means can also be a suitable liquid or paste-like material applied via screen printing, spraying, or immersion.
  • A further variant, as illustrated in FIG. 8, provides for what is called “plane offsetting”.
  • In this variant of embodiment, a multilayer structure 10′″ is provided in which the carrier layer 12 extends only slightly beyond the “core region” (reference sign 12′). The further electrically conductive layer 14 is—as in the previous exemplary embodiments—extended on both sides beyond the core region (reference signs 14.1 and 14.2).
  • In a next step, a through-connection 17 (which may consist of several through-connections, e.g. in the form of one or more rows of through-connections) is made from the extended layer section 14.1 of the first further electrically conductive layer 14 to the short projection 12′ of the carrier layer 12 positioned beneath it (cf. FIG. 9), followed by a separation of the layer section 14.1 from the first further electrically conductive layer 14 at the boundary of the “core region” and before the through-connection 17 (cf. FIG. 10, reference sign 19). In this way, a contact is established between the (somewhat thicker) carrier layer 12 and the (thinner) connection region 14.1 of the further electrically conductive layer 14, so that the carrier layer 12 has a thinner “auxiliary” connection region. The effect is that the connection regions both i) are on the same level and ii) have the same thickness.
  • Subsequently, depth millings are carried out from the side opposite the first further electrically conductive layer 14, i.e. from the side of the second electrically conductive layer 16, in order to create a bending region 24 on either side of the core region. These depth millings are carried out outside the core region, but close to it, so that the connection regions can be bent as close to the core region as possible. The depth millings go through all layers except the connection regions 14.1 and 14.2 (cf. FIG. 11).
  • Finally, two depth millings may be carried out, also from the side opposite the first further electrically conductive layer 14, i.e. from the side of the second electrically conductive layer 16. These second depth millings serve to create solder connections 26 in order to make it possible to connect the passive component (cf. FIG. 12). The remaining regions 28 with sequences of layers below the connection regions 14.1 and 14.2 can serve during potting as spacers between a housing surrounding the electronic assembly group (not shown).
  • FIG. 13 shows an extract of a plan view of an embodiment of a connection region 12.2 or 14.1 according to the invention. The connection region has one or (as depicted) multiple recesses 30 (the embodiment of FIG. 13 has four such recesses). Each recess 30 is provided with a contact pad 32 which is provided and formed for welding or soldering to a contact of the passive component to be connected. In the embodiment shown, the contact pad 32 has an essentially quadratic outline/footprint, though it may take any other suitable form.
  • The contact pad 32 is connected electrically to the connection region by means of at least one holding web/bar 34. In the embodiment shown, four holding webs 34 are provided for each contact pad 32; however, more or fewer may be used. The holding webs 34 have a lower thermal cross-section than the surrounding connection region, thus simplifying the process of attachment via welding or soldering.
  • The holding webs 34 are additionally designed so as to compensate for different coefficients of expansion during operation (which involves heating). This occurs because the holding webs 34 are suited for absorbing mechanical stress loads. In the embodiment shown, the geometrical arrangement is such that, for straight holding bars or webs 34, a twisting of the contact pad 32 is possible. This is achieved through a broken symmetry when connecting the contact pad and the connection region. Another possibility (not shown) is, e.g., to design the holding webs in a meander or zig-zag shape.
  • The invention thus permits direct connection of a passive component to a multilayer printed circuit board structure without additional connecting means, cables, bond wires, etc. Only the actual connection (generally by means of soldering) of the component need be performed. The contact paths are thus shortened, the number of solder connections decreased and reliability consequently increased, parasitic inductances are reduced, and integration density is increased.

Claims (22)

We claim:
1. An electronic assembly group comprising:
a printed circuit board structure with a multilayer structure having at least two electrically conductive layers;
an additional passive component which is connected to the two electrically conductive layers;
wherein each of the two electrically conductive layers has at least one segment that extends beyond the multilayer structure to form connection regions, and the passive component making contact directly at the connection regions.
2. The electronic assembly group according to claim 1, wherein the multilayer printed circuit board structure comprises at least one electrically conductive carrier layer having a semiconductor element and at least one further electrically conductive layer which is connected to the semiconductor element.
3. The electronic assembly group according to claim 1, wherein the additional passive element is a capacitor or an inductor.
4. The electronic assembly group) according to claim 3, wherein the capacitor is an annular capacitor surrounding the multilayer printed circuit board structure.
5. The electronic assembly group according to claim 3, wherein a load inductor directly connected to connection regions is provided.
6. The electronic assembly group according to claim 1, wherein the multilayer printed circuit board structure is connected to a heat sink.
7. The electronic component according to claim 5, wherein the load inductor is directly connected to the heat sink.
8. The electronic assembly group according to claim 1, the electronic assembly group is mounted or potted in a casting jacket.
9. The electronic assembly group according to claim 1, wherein at least one of the connection regions comprises at least one recess with a contact pad) contained therein for making contact with a passive component.
10. The electronic assembly group according to claim 9, wherein the contact pad is configured to make direct contact with the Schoop layer of a foil capacitor.
11. The electronic assembly group according to claim 9, wherein the contact pad is electrically connected to the connection region by means of at least one holding web.
12. The electronic assembly group according to claim 11, wherein the holding web is designed so as to compensate for any mechanical stress that occurs when the assembly is in operation.
13. An arrangement consisting of a multilayer printed circuit structure having at least one integrated power semiconductor and an additional passive component, wherein connection regions for the passive component are routed directly out of the multilayer printed circuit board structure and connected directly to the passive component.
14. An electric motor comprising:
an electronic assembly group according to claim 1 designed as a rectifier/inverter, wherein in order to form a heat sink the multilayer printed circuit board structure is directly mounted on a cooling region of the electric motor.
15. A method for producing an electronic assembly group, the method comprising the following steps:
providing a multilayer printed circuit board structure comprising an electrically conductive carrier layer and at least one further electrically conductive layer, the layers having layer sections projecting beyond a core region of the multilayer structure;
removing at least partially layer sections projecting beyond the core region (K) which are not needed as connection regions;
removing at least partially prepreg layer sections projecting beyond the core region;
forming connection regions on the remaining layer sections projecting beyond the core region; and
making direct contact between a passive element and the connection regions.
16. The method according to claim 15, wherein the step of forming the connection regions comprises the step of bending the remaining layer sections projecting beyond the core region.
17. The method according to claim 15, wherein prior to the step of at least partially removing the layer sections projecting beyond the core region which are not required as connection regions, the following steps are performed:
producing a through-contact between a projecting layer section of the further electrically conductive layer and a projecting layer section of the carrier layer; and
separating the projecting layer section of the further electrically conductive layer from the further electrically conductive layer.
18. The method according to claim 15, wherein the two steps of partially removing are carried out as follows:
forming a bending region on either side of the core region by performing limited removal of all layers, with the exception of the connection regions, by means of deep milling.
19. The method according to claim 15, wherein, following the steps of partially removing, any remaining regions with layer sequences below the connection regions act as spacers with respect to a housing surrounding the electronic assembly group.
20. The method according to claim 15, wherein separating means for mechanically removing the prepreg layer sections from the future connection regions are provided between the projecting layer sections and their adjacent prepreg layer sections.
21. The method according to claim 15, wherein the removal of the layer sections which are not required as a connection region is carried out by etching, and the removal of the prepreg layer sections projecting beyond the core region is carried out by milling.
22. The method according to claim 15, wherein the layer sections projecting beyond the core region which are not required as a connection region and the prepreg layer sections projecting beyond the core region are substantially removed in full.
US14/171,379 2011-06-21 2014-02-03 Electronic Assembly Group and Method for Producing the Same Abandoned US20140145565A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/375,578 US10154593B2 (en) 2011-06-21 2016-12-12 Electronic assembly group and method for producing the same

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE102011105346A DE102011105346A1 (en) 2011-06-21 2011-06-21 Electronic assembly and method of making the same
DE102011105346.1 2011-06-21
PCT/EP2012/002622 WO2012175207A2 (en) 2011-06-21 2012-06-21 Electronic assembly and method for the production thereof

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2012/002622 Continuation WO2012175207A2 (en) 2011-06-21 2012-06-21 Electronic assembly and method for the production thereof

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US15/375,578 Continuation US10154593B2 (en) 2011-06-21 2016-12-12 Electronic assembly group and method for producing the same

Publications (1)

Publication Number Publication Date
US20140145565A1 true US20140145565A1 (en) 2014-05-29

Family

ID=46545316

Family Applications (2)

Application Number Title Priority Date Filing Date
US14/171,379 Abandoned US20140145565A1 (en) 2011-06-21 2014-02-03 Electronic Assembly Group and Method for Producing the Same
US15/375,578 Active US10154593B2 (en) 2011-06-21 2016-12-12 Electronic assembly group and method for producing the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US15/375,578 Active US10154593B2 (en) 2011-06-21 2016-12-12 Electronic assembly group and method for producing the same

Country Status (5)

Country Link
US (2) US20140145565A1 (en)
EP (1) EP2724597B1 (en)
CN (1) CN103814629B (en)
DE (1) DE102011105346A1 (en)
WO (1) WO2012175207A2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20190174628A1 (en) * 2016-07-26 2019-06-06 Zf Friedrichshafen Ag Printed circuit board assembly
US10897812B2 (en) 2018-12-25 2021-01-19 AT&S (Chongqing) Company Limited Component carrier having a component shielding and method of manufacturing the same
US20220030697A1 (en) * 2020-07-23 2022-01-27 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Component Carrier With Protruding Thermally Conductive Tongue and Corresponding Method of Manufacturing

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9064869B2 (en) 2013-08-23 2015-06-23 Infineon Technologies Ag Semiconductor module and a method for fabrication thereof by extended embedding technologies
US9681558B2 (en) 2014-08-12 2017-06-13 Infineon Technologies Ag Module with integrated power electronic circuitry and logic circuitry
EP2988328B1 (en) 2014-08-19 2021-05-12 ABB Schweiz AG Power semiconductor module and method of manufacturing the same
US10211158B2 (en) 2014-10-31 2019-02-19 Infineon Technologies Ag Power semiconductor module having a direct copper bonded substrate and an integrated passive component, and an integrated power module
DE102015219643A1 (en) * 2015-10-09 2017-04-27 Conti Temic Microelectronic Gmbh Electric motor-inverter
CN109417062B (en) 2016-06-28 2023-06-09 Abb瑞士股份有限公司 Cooled electronic package with stacked power electronic components
JPWO2019064896A1 (en) * 2017-09-29 2020-10-22 日本電産株式会社 motor
DE102018216286A1 (en) * 2018-09-25 2020-03-26 Zf Friedrichshafen Ag Power electronics assembly and vehicle with the power electronics assembly
FR3116173A1 (en) * 2020-11-06 2022-05-13 Safran Electrical & Power Electrical power circuit for electrical power converter

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5290971A (en) * 1990-12-04 1994-03-01 Mitsubishi Denki Kabushiki Kaisha Printed circuit board provided with a higher density of terminals for hybrid integrated circuit and method of fabricating the same
US5672414A (en) * 1993-06-25 1997-09-30 Fuji Electric Co., Ltd. Multilayered printed board structure
US20080264687A1 (en) * 2007-04-27 2008-10-30 Samsung Electro-Mechanics Co., Ltd. Printed circuit board and manufacturing method thereof

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3978375A (en) * 1973-04-20 1976-08-31 Matsushita Electric Industrial Co., Ltd. Wiring unit
US4037270A (en) * 1976-05-24 1977-07-19 Control Data Corporation Circuit packaging and cooling
US4158218A (en) * 1977-09-19 1979-06-12 Union Carbide Corporation Ceramic capacitor device
US4295184A (en) * 1978-08-21 1981-10-13 Advanced Circuit Technology Circuit board with self-locking terminals
US4258411A (en) * 1979-05-21 1981-03-24 Bell Telephone Laboratories, Incorporated Electronic device packaging arrangement
DE19717550A1 (en) * 1997-04-25 1998-10-29 Abb Daimler Benz Transp Flat bus=bar packet for transistorised rectifier apparatus
JPH1189247A (en) * 1997-09-02 1999-03-30 Denso Corp Power converter
US6305972B1 (en) * 2000-07-06 2001-10-23 Motorola, Inc. Apparatus for mounting an electronic component to a printed circuit board
US6400551B1 (en) * 2001-05-10 2002-06-04 Ming Chang Lin Structure of a capacitor
DE10342611A1 (en) * 2003-09-12 2005-04-14 Hüttinger Elektronik Gmbh + Co. Kg 90 ° hybrid for splitting or merging high-frequency power
US7326857B2 (en) * 2004-11-18 2008-02-05 International Business Machines Corporation Method and structure for creating printed circuit boards with stepped thickness
JP4859443B2 (en) * 2005-11-17 2012-01-25 日立オートモティブシステムズ株式会社 Power converter
US8354740B2 (en) * 2008-12-01 2013-01-15 Alpha & Omega Semiconductor, Inc. Top-side cooled semiconductor package with stacked interconnection plates and method
US10111333B2 (en) * 2010-03-16 2018-10-23 Intersil Americas Inc. Molded power-supply module with bridge inductor over other components
KR101085733B1 (en) * 2010-05-28 2011-11-21 삼성전기주식회사 Printed circuit board having electronic component and method for manufacturing thereof
DE102010060855A1 (en) 2010-11-29 2012-05-31 Schweizer Electronic Ag Electronic component, method for its production and printed circuit board with electronic component

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5290971A (en) * 1990-12-04 1994-03-01 Mitsubishi Denki Kabushiki Kaisha Printed circuit board provided with a higher density of terminals for hybrid integrated circuit and method of fabricating the same
US5672414A (en) * 1993-06-25 1997-09-30 Fuji Electric Co., Ltd. Multilayered printed board structure
US20080264687A1 (en) * 2007-04-27 2008-10-30 Samsung Electro-Mechanics Co., Ltd. Printed circuit board and manufacturing method thereof

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20190174628A1 (en) * 2016-07-26 2019-06-06 Zf Friedrichshafen Ag Printed circuit board assembly
US10856419B2 (en) * 2016-07-26 2020-12-01 Zf Friedrichshafen Ag Printed circuit board assembly
US10897812B2 (en) 2018-12-25 2021-01-19 AT&S (Chongqing) Company Limited Component carrier having a component shielding and method of manufacturing the same
US20220030697A1 (en) * 2020-07-23 2022-01-27 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Component Carrier With Protruding Thermally Conductive Tongue and Corresponding Method of Manufacturing
US11672076B2 (en) * 2020-07-23 2023-06-06 AT&SAustria Technologie & Systemtechnik AG Component carrier with protruding thermally conductive tongue and corresponding method of manufacturing

Also Published As

Publication number Publication date
US10154593B2 (en) 2018-12-11
DE102011105346A1 (en) 2012-12-27
WO2012175207A2 (en) 2012-12-27
EP2724597B1 (en) 2017-01-18
CN103814629A (en) 2014-05-21
WO2012175207A3 (en) 2013-04-04
US20170127524A1 (en) 2017-05-04
CN103814629B (en) 2017-08-22
EP2724597A2 (en) 2014-04-30

Similar Documents

Publication Publication Date Title
US10154593B2 (en) Electronic assembly group and method for producing the same
US9681558B2 (en) Module with integrated power electronic circuitry and logic circuitry
US8524532B1 (en) Integrated circuit package including an embedded power stage wherein a first field effect transistor (FET) and a second FET are electrically coupled therein
US10096562B2 (en) Power module package
JP2022517550A (en) Packaged electronic device with suspended magnetic subassembly
CN110268520B (en) Method for integrating power chips and forming bus bars of heat sink
JP6537739B2 (en) System comprising at least one power module comprising at least one power die cooled by a liquid cooling system
JP6742418B2 (en) Power module and method of manufacturing power module
CN107926114B (en) Method for manufacturing LED device
CN112713120A (en) Power electronic component and method for producing the same
CN112992845A (en) Power module and method for manufacturing the same
JP2013030710A (en) Semiconductor module
JP2010251582A (en) Dc-dc converter
US7952204B2 (en) Semiconductor die packages with multiple integrated substrates, systems using the same, and methods using the same
JP2013004912A (en) Semiconductor module
CN110383473B (en) Power electronic circuit equipped with a bus bar forming a heat sink and integration method
JP2021082794A (en) Electronic component and electronic device
JP6365772B2 (en) Power module
JP2007096083A (en) Hybrid integrated circuit device
US20220377901A1 (en) Electronic device with castellated board
KR20210042902A (en) Multi-stack cooling structure for radio frequency components
US20230282569A1 (en) Power supply circuit module
US11728289B2 (en) Integrated magnetic assembly with conductive field plates
US20230268826A1 (en) Isolated power converter package with molded transformer
WO2024024067A1 (en) Electric power conversion device, and method for producing electric power conversion device

Legal Events

Date Code Title Description
AS Assignment

Owner name: SCHWEIZER ELECTRONIC AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GOTTWALD, THOMAS;ROESSLE, CHRISTIAN;REEL/FRAME:032313/0747

Effective date: 20140218

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION