US20130280907A1 - Silicidation and/or germanidation on sige or ge by cosputtering ni and ge and using an intralayer for thermal stability - Google Patents
Silicidation and/or germanidation on sige or ge by cosputtering ni and ge and using an intralayer for thermal stability Download PDFInfo
- Publication number
- US20130280907A1 US20130280907A1 US13/453,740 US201213453740A US2013280907A1 US 20130280907 A1 US20130280907 A1 US 20130280907A1 US 201213453740 A US201213453740 A US 201213453740A US 2013280907 A1 US2013280907 A1 US 2013280907A1
- Authority
- US
- United States
- Prior art keywords
- layer
- forming
- thickness
- nige
- trench
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims abstract description 105
- 230000008569 process Effects 0.000 claims abstract description 87
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims abstract description 76
- 239000010936 titanium Substances 0.000 claims abstract description 40
- 229910052732 germanium Inorganic materials 0.000 claims abstract description 34
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims abstract description 29
- 229910052759 nickel Inorganic materials 0.000 claims abstract description 21
- 238000000151 deposition Methods 0.000 claims abstract description 15
- 238000004544 sputter deposition Methods 0.000 claims abstract description 15
- 229910052719 titanium Inorganic materials 0.000 claims abstract description 7
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims abstract description 6
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims abstract description 4
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims abstract description 4
- 229910006137 NiGe Inorganic materials 0.000 claims abstract 8
- 239000010410 layer Substances 0.000 claims description 173
- 229910052751 metal Inorganic materials 0.000 claims description 21
- 239000002184 metal Substances 0.000 claims description 21
- 229910045601 alloy Inorganic materials 0.000 claims description 9
- 239000000956 alloy Substances 0.000 claims description 9
- 238000005240 physical vapour deposition Methods 0.000 claims description 9
- 229910006990 Si1-xGex Inorganic materials 0.000 claims description 6
- 229910007020 Si1−xGex Inorganic materials 0.000 claims description 6
- 239000011229 interlayer Substances 0.000 claims description 5
- 238000005498 polishing Methods 0.000 claims description 3
- 239000004065 semiconductor Substances 0.000 abstract description 12
- 230000015572 biosynthetic process Effects 0.000 abstract description 8
- 229910021332 silicide Inorganic materials 0.000 description 16
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 14
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 11
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 238000004519 manufacturing process Methods 0.000 description 8
- 239000000463 material Substances 0.000 description 8
- PCLURTMBFDTLSK-UHFFFAOYSA-N nickel platinum Chemical compound [Ni].[Pt] PCLURTMBFDTLSK-UHFFFAOYSA-N 0.000 description 6
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 6
- 238000000231 atomic layer deposition Methods 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 230000007423 decrease Effects 0.000 description 5
- SCCCLDWUZODEKG-UHFFFAOYSA-N germanide Chemical compound [GeH3-] SCCCLDWUZODEKG-UHFFFAOYSA-N 0.000 description 5
- 229910021334 nickel silicide Inorganic materials 0.000 description 5
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 4
- 238000004140 cleaning Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 3
- 238000005054 agglomeration Methods 0.000 description 3
- 230000002776 aggregation Effects 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 229910017604 nitric acid Inorganic materials 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 241000252506 Characiformes Species 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 230000002378 acidificating effect Effects 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 239000004615 ingredient Substances 0.000 description 1
- PEUPIGGLJVUNEU-UHFFFAOYSA-N nickel silicon Chemical compound [Si].[Ni] PEUPIGGLJVUNEU-UHFFFAOYSA-N 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76846—Layer combinations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76855—After-treatment introducing at least one additional element into the layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53257—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
- H01L23/53266—Additional layers associated with refractory-metal layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76814—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present disclosure relates to silicidation/germanidation processes used to manufacture semiconductor devices, and more particularly to silicidation/germanidation processes used to manufacture semiconductor devices in 14 nanometer (nm) technology nodes and beyond.
- Nickel silicide (NiSi) or nickel germanide (NiGe) is formed on active layers to reduce contact resistance.
- NiSi or NiGe part of the underlying material, silicon germanium (SiGe) or germanium (Ge), is consumed.
- SiGe silicon germanium
- germanium (Ge) germanium
- consumption during silicidation and germanidation can degrade the junction profile, since the dopants are pushed down in the layer(s) during the manufacturing process.
- such material consumption can also result in the silicide and germanide extending deeper into the SiGe or Ge than the junction.
- the thickness of the underlying layer is reduced, it becomes increasingly important to minimize material consumption.
- NiSi is axiotaxially formed on silicon (Si), which can cause thermal instabilities. Such thermal instabilities can be prevented or reduced by the addition of platinum (Pt) to the NiSi. Pt addition can also suppress the Si rich phase formation.
- NiGe, as formed on Ge or SiGe typically does not offer axiotaxy issues. Furthermore, NiGe formation is a continuous transformation from a mixture of Ni 5 Ge 3 and NiGe phases into NiGe at as low temperatures as >200° C., whereas NiSi forms at >300° C. after the metal rich phase and continues into a Si rich phase with increased temperatures >700° C. in a stepwise fashion.
- NiGe typically lacks a stable oxide. As such, both aqueous and acidic chemistries attack the silicide and/or germanide during unreacted metal removal processes. In addition, SiGe or Ge consumption during silicidation and germanidation cannot be avoided if Ni is deposited and then annealed on these materials. Also, since NiGe has a lower activation energy of agglomeration than NiSi, NiGe is more susceptible to back-end-of-line (BEOL) annealing processes.
- BEOL back-end-of-line
- Ni/Pt 104 is sputtered on a Ge layer 102 , such as by physical vapor deposition (PVD). Then, in FIG. 1B , a rapid thermal anneal (RTA) is performed to form rich NiGe 106 on the layer 102 .
- RTA rapid thermal anneal
- Ni/Pt 108 is stripped, for example with strong acid mixtures such as piranha (a mixture of sulfuric acid and hydrogen peroxide (SPM)) or nitric acid (HNO 3 ) in a sink bath process, typically followed by a second RTA process to transform the metal rich phases into a low resistance NiGe layer 106 .
- strong acid mixtures such as piranha (a mixture of sulfuric acid and hydrogen peroxide (SPM)) or nitric acid (HNO 3 ) in a sink bath process, typically followed by a second RTA process to transform the metal rich phases into a low resistance NiGe layer 106 .
- concentrated Aqua Regia (1:4) HNO 3 plus hydrochloric acid (4HCl)
- a hot SPM for example, at temperatures greater than 160° C.
- an interlayer dielectric (ILD) 204 such as silicon dioxide (SiO 2 )
- an active layer 202 such as of Ge or SiGe, for example at a source/drain region.
- a contact etch process is performed in the ILD 204 to form a trench 210 therein having sides 208 formed by portions of the ILD 204 .
- NiPt nickel platinum
- RFPVD radio frequency physical vapor deposition
- a first RTA process is performed, such as by a microwave, flash, or laser anneal process, followed a first strip process for removal of residues, followed by a second RTA process, and a second strip process for residue removal.
- the process results in the structure of FIG. 2D , having a silicide 213 formed in the active layer 202 at the bottom of trench 210 , with an oxide layer 214 formed over silicide 213 .
- a sputter cleaning process such as an argon (Ar) sputter cleaning process, is performed to remove the oxide 214 and any further residue, followed by deposition of a liner 216 covering the sides 208 , ILD 204 , and top of the silicide 213 .
- metal 218 e.g. tungsten (W) is deposited, filling the trench 210 and covering the metal liner 216 formed over the ILD 204 .
- an ILD layer 304 such as SiO 2
- an active layer 302 such as of Ge or SiGe, for example.
- the ILD 304 is etched to form a trench 308 having sides 306 .
- RFPVD is performed to sputter and deposit NiPt (5, 10, 15% or higher Pt, for example) on the active layer 302 within the trench 308 on sides 306 and on ILD 304 , forming the NiPt layer 310 .
- a first RTA process is performed, such as by a microwave, flash, or laser anneal process.
- a strip process is not performed. Instead, a silicide 312 is formed in the active layer 302 at the bottom of the trench, with an oxide layer 315 over the silicide 312 , and the remaining metal forms a liner 314 covering the sides 306 and ILD 304 .
- a pre-clean process such as an Ar sputter cleaning process, is performed to remove oxide layer 315 .
- metal 316 such as W is deposited over ILD 304 and in trench 308 .
- CMP chemical-mechanical polishing
- thermal stability of NiGe films formed on Ge or SiGe can be improved from 450° C. to 550° C. by adding an ultrathin ( ⁇ 1 nm) Ti layer during Ni deposition, either as an intermediate layer between Ni and Ge or as a capping layer on Ni, such as by the formation of a ternary Ni 1-x Ti x Ge phase near the NiGe surface, which suppresses agglomeration of the underlying NiGe film.
- this process while possibly improving thermal stability of NiGe, does not address problems related to unreacted metal in the strip processes and underlying material consumption.
- An aspect of the present disclosure is a method of manufacturing of a semiconductor device in which a layer of Ti is formed between two layers of co-sputtered Ni and Ge on a Ge active layer.
- Another aspect of the present disclosure is a semiconductor device including a layer of NiTiGe between two layers of NiGe on a Ge active layer.
- Another aspect of the present disclosure is a method of manufacturing of a semiconductor device in which a layer of Ti is formed between two layers of co-sputtered Ni and Ge on a SiGe active layer.
- Another aspect of the present disclosure is a semiconductor device including a layer of NiTiSiGe between two layers of NiGe and SiGe active layer.
- some technical effects can be achieved in part by a method including co-sputtering Ni and Ge forming a first Ni/Ge layer on a Ge or SiGe active layer, depositing titanium (Ti) on the first Ni/Ge layer forming a Ti intermediate layer, co-sputtering Ni and Ge on the Ti intermediate layer forming a second Ni/Ge layer, and performing an RTA process.
- a method including co-sputtering Ni and Ge forming a first Ni/Ge layer on a Ge or SiGe active layer, depositing titanium (Ti) on the first Ni/Ge layer forming a Ti intermediate layer, co-sputtering Ni and Ge on the Ti intermediate layer forming a second Ni/Ge layer, and performing an RTA process.
- aspects of the disclosure include the active layer including Si 1-x Ge x wherein 0.5 ⁇ x ⁇ 1. Further aspects include co-sputtering Ni and Ge to form the first and second Ni/Ge layer in a 1:1 atomic ratio PVD, RFPVD, chemical vapor deposition (CVD) or atomic layer deposition (ALD). Other aspects include forming the first Ni/Ge layer to a thickness of 1 to 10 nm, for example 2 nm, and the second Ni/Ge layer to a thickness of 1 nm to 20 nm, e.g. 8 nm. Another aspect includes depositing Ti to form the Ti intermediate layer to a thickness of 1 to 10 nm, for example 1 nm.
- Additional aspects include performing the RTA process at a temperature of 200° C. to 400° C. and for a time period of 30 seconds. Further aspects include forming an ILD on the active layer, forming a trench in the ILD, and forming the first Ni/Ge layer on the active layer at the bottom of the trench. Another aspect includes depositing a metal in the trench and over the ILD subsequent to performing the RTA process. Other aspects include polishing down to a top surface of the ILD subsequent to depositing the metal.
- Another aspect of the disclosure includes a device including an active layer comprising Si 1-x Ge x , wherein 0.5 ⁇ x ⁇ 1; a first NiGe or NiGeSi layer formed on the active layer; a NiTiGe or NiTiGeSi alloy layer formed on the first NiGe or NiGeSi layer, respectively, and a second NiGe layer on the NiTiGe or NiTiGeSi alloy layer.
- aspects include the first NiGe or NiGeSi layer having a thickness of 1 nm to 10 nm.
- Other aspects include the NiTiGe or NiTiGeSi alloy layer having a thickness of 1 nm to 10 nm.
- Further aspects include the second NiGe layer having a thickness of 1 nm to 20 nm.
- Additional aspects include an interlayer dielectric (ILD) on the active layer and having a trench formed therethrough, wherein the first NiGe or NiGeSi layer, the NiTiGe or NiTiGeSi alloy layer, and the second NiGe layer are formed in the trench.
- ILD interlayer dielectric
- FIGS. 1A through 1C schematically illustrate a current blanket process for forming germanide
- FIGS. 2A through 2F schematically illustrate a current process for forming SACs and trench silicides
- FIGS. 3A through 3G schematically illustrate an alternative process for forming SACs and trench silicides
- FIGS. 4A and 4B schematically illustrate a blanket germanidation process, in accordance with an exemplary embodiment of the present disclosure
- FIGS. 5A through 5G schematically illustrate a silicidation/germanidation process in SACs and trench silicides, in accordance with an exemplary embodiment
- FIG. 6 is a process flow for a silicidation/germanidation process, in accordance with exemplary embodiments of the present disclosure.
- the process begins at Step 600 with the formation of an active layer 402 of Ge or SiGe, e.g. at source/drain regions, according to known processes.
- the thickness of the SiGe or Ge active layer 402 is 10 nm to 100 nm, for example 30 nm, although the thickness typically can vary depending on the resultant product.
- concentration of Ge typically is greater than 10%, in accordance with the present disclosure, the composition of the SiGe is Si 1-x Ge x (0.5 ⁇ x ⁇ 1), ranging from a layer that is half Si to a layer of pure Ge.
- Ni and Ge in an atomic ratio in a range of 1:10 to 10:1, for example in a 1:1 atomic ratio, are co-sputtered to a thickness of 1 nm to 10 nm, e.g., 2 nm, by a PVD, RFPVD, CVD or ALD process on active layer 402 of SiGe or Ge.
- the co-sputtering process forms a Ni/Ge layer 404 on the active layer 402 , as illustrated in FIG. 4A .
- the co-sputtering of Ni and Ge may be performed at room temperature, as well as at elevated temperatures up to 400 C.°
- a thin layer 406 of Ti is deposited on the Ni/Ge layer 404 to a thickness of 1 nm to 10 nm, for example 1 nm, using a PVD, RFPVD, CVD or ALD process, forming an intermediate Ti layer 406 .
- the Ti deposition may be performed at room temperature to 400 C.°, for example.
- Ta, or any noble (refractory) metal whose silicide has low resistivity may be employed.
- Use of the Ti intermediate layer 406 can substantially eliminate or significantly reduce diffusion, as well as possibly reduce consumption, of the underlying Ge or SiGe material.
- Step 606 in which Ni and Ge, in an atomic ratio in a range of from 1:10 to 10:1, for example in a 1:1 atomic ratio, are co-sputtered on the intermediate Ti layer 406 to a thickness of 1 nm to 20 nm, e.g. to a thickness of 8 nm, using a PVD, RFPVD, CVD or ALD process.
- a Ni/Ge layer 408 is thereby formed on the Ti intermediate layer 406 .
- the co-sputtering of Ni and Ge to form the layer 408 may be performed at room temperature, as well as at elevated temperatures, e.g. up to 400 C.°
- the process then continues at Step 608 , with an RTA process, at a temperature in a range of 200 C.° to 400 C.°, for example 250C°.
- the RTA may be performed via flash, microwave or laser anneals for 1 nano second to 300 seconds, e.g. flash anneal for 30 seconds.
- the RTA process at Step 608 transforms the structure of FIG. 4A into the resultant structure or resultant product of FIG. 4B .
- a second RTA process is not required as used in conventional processes.
- the larger the grains typically enhance higher thermal stability of a NiGe system.
- the layer 412 can also reduce Ge from diffusing from the underlying SiGe or Ge process of the layer 402 into the NiGe layer 404 ,
- the underlying material for layer 402 Si 1-x Ge x (0.5 ⁇ x ⁇ 1), for example, is advantageously not substantially consumed.
- a metal strip process is typically not required.
- the NiGe layer 410 resulting from the RTA process is 1 nm to 10 nm in thickness, for example.
- a thin alloy of Ni 1-x Ti x Ge is formed as intermediate layer 412 on the NiGe layer 410 .
- Ni 1-x Ti x Ge intermediate layer 412 For the Ni 1-x Ti x Ge intermediate layer 412 , “x” is in the range of 0 ⁇ x ⁇ 1, and the thickness of the Ni 1-x Ti x Ge layer 412 ranges from 1 nm to 10 nm The Ni 1-x Ti x Ge intermediate layer 412 can effectively minimize and substantially eliminate Ge in the Ge or SiGe layer 402 from diffusing into the NiGe layer 410 .
- a NiGe layer 414 is formed on the Ni 1-x Ti x Ge intermediate layer 412 .
- the RTA process transforms the Ni/Ge layer 404 and the Ni/Ge layer 408 , by germanidation, from Ni+Ge to NiGe or Ni 5 Ge 3 +NiGe to NiGe only, forming the NiGe layers 410 and 414 .
- NiGe is formed for the layer 404 , where the active layer 402 is a relatively pure form of Ge, when the active layer 402 is a SiGe, a complex system, i.e. a nickel germano-silicide system (NiGeSi), is formed for the layer 404 .
- NiGeSi nickel germano-silicide system
- FIGS. 5A through 5G Adverting to FIGS. 5A through 5G , silicidation/germanidation processes in SACs and trench silicides are illustrated, based on the described exemplary processes of FIGS. 4A , 4 B, and 6 , in accordance with exemplary embodiments.
- an ILD 504 such as SiO 2 is formed on an active layer 502 , such as of Ge or SiGe.
- a contact etch process is performed in the ILD 504 to form a trench 508 therein having sides 506 .
- a co-sputtering process is performed where Ni/Ge layer 509 is formed on the sides 506 and bottom of the trench 508 , similar to the layer 404 of FIG. 4A , followed by depositing a Ti layer 510 on the Ni/Ge layer 509 , similar to the Ti layer 406 of FIG. 4A , and finally followed by co-sputtering another Ni/Ge layer 511 , similar to the layer 408 of FIG. 4A , on the Ti layer 510 .
- an RTA process is performed, similar to that performed at Step 608 of FIG. 6B , for example by a microwave, a flash, or laser anneal process.
- no chemical strip process is performed on the structure of FIG. 5D .
- a second RTA process is likewise not necessary, particularly since Pt is not required and NiGe is used, as in the previously described processes.
- the RTA process accomplishes the germanidation/silidation forming the NiGe or NiGeSi layers 512 , the NiTiGe or NiTiSiGe layer 513 , and the NiGe layer 514 similar to the NiGe layer 410 , the NiTiGe layer 412 , and the second NiGe layer 414 .
- the layer 516 consumption of the Ge of the active layer 502 is minimized or eliminated.
- an oxide layer 515 is formed on the bottom of the trench 508 due to air break between processes.
- a pre-clean process such as an Ar sputter cleaning process, is performed substantially removing the oxide layer 515 .
- a metallization process is performed, filling the trench with metal 518 , such as W, Co, or Cu.
- the metal 518 not only fills the trench 508 , but also covers the layer 514 over ILD 504 .
- a planarization process e.g. CMP, is performed to remove the metal 518 down to layer 514 .
- NiGe or NiSiGe that advantageously do not offer axiotaxy issues.
- layer formation is typically a single step RTA process, according to aspects of the invention.
- the embodiments of the present disclosure can achieve several desirable technical effects, such as substantially minimizing consumption of underlying Ge or SiGe. Furthermore, for SACs or trench silicide, W metallization may be completed without an unreacted metal strip and second RTA following the germanidation, silicidation, or germano-silicidation.
- the present disclosure enjoys industrial applicability in any of various highly integrated semiconductor process technologies and products, and, as such, is particularly advantageous in the manufacture of small scale semiconductor devices, particularly for 14 nm technology nodes and beyond.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
- The present disclosure relates to silicidation/germanidation processes used to manufacture semiconductor devices, and more particularly to silicidation/germanidation processes used to manufacture semiconductor devices in 14 nanometer (nm) technology nodes and beyond.
- As the dimensions of semiconductor devices continue to shrink, various issues arise, imposing increasing demands for methodology enabling the fabrication of semiconductor devices having high reliability and high circuit speed. For example, smaller transistors allow more transistors to be placed on a single substrate, thereby allowing relatively large circuit systems to be incorporated on a single, relatively small die area. However, semiconductor devices typically require reduced feature sizes. For example, as the gate width for transistors decreases, the gate dielectric thickness decreases as well. The decrease in gate oxide thickness is driven in part by the demands of overall device scaling. As gate conductor widths decrease, for example, other device dimensions including layer thicknesses must also decrease in order to maintain proper device operation. As the thickness of the underlying layer is reduced, it becomes increasingly important to minimize material consumption.
- Nickel silicide (NiSi) or nickel germanide (NiGe) is formed on active layers to reduce contact resistance. In forming the NiSi or NiGe, part of the underlying material, silicon germanium (SiGe) or germanium (Ge), is consumed. In the manufacture of small scale products, consumption during silicidation and germanidation can degrade the junction profile, since the dopants are pushed down in the layer(s) during the manufacturing process. In addition, when dealing with small scale products, such material consumption can also result in the silicide and germanide extending deeper into the SiGe or Ge than the junction. Thus, as the thickness of the underlying layer is reduced, it becomes increasingly important to minimize material consumption.
- In current processes, NiSi is axiotaxially formed on silicon (Si), which can cause thermal instabilities. Such thermal instabilities can be prevented or reduced by the addition of platinum (Pt) to the NiSi. Pt addition can also suppress the Si rich phase formation. NiGe, as formed on Ge or SiGe, however, typically does not offer axiotaxy issues. Furthermore, NiGe formation is a continuous transformation from a mixture of Ni5Ge3 and NiGe phases into NiGe at as low temperatures as >200° C., whereas NiSi forms at >300° C. after the metal rich phase and continues into a Si rich phase with increased temperatures >700° C. in a stepwise fashion.
- Ge, however, typically lacks a stable oxide. As such, both aqueous and acidic chemistries attack the silicide and/or germanide during unreacted metal removal processes. In addition, SiGe or Ge consumption during silicidation and germanidation cannot be avoided if Ni is deposited and then annealed on these materials. Also, since NiGe has a lower activation energy of agglomeration than NiSi, NiGe is more susceptible to back-end-of-line (BEOL) annealing processes.
- Referring to
FIG. 1A through 1C , a current blanket process, for example, to form a germanide, is illustrated for simplicity. InFIG. 1A , Ni/Pt 104 is sputtered on aGe layer 102, such as by physical vapor deposition (PVD). Then, inFIG. 1B , a rapid thermal anneal (RTA) is performed to formrich NiGe 106 on thelayer 102. Subsequently, excess and un-reacted Ni/Pt 108 is stripped, for example with strong acid mixtures such as piranha (a mixture of sulfuric acid and hydrogen peroxide (SPM)) or nitric acid (HNO3) in a sink bath process, typically followed by a second RTA process to transform the metal rich phases into a lowresistance NiGe layer 106. However, after the second RTA, concentrated Aqua Regia (1:4) (HNO3 plus hydrochloric acid (4HCl)) or a hot SPM, for example, at temperatures greater than 160° C., must be employed to remove the Pt residuals. However, as illustrated inFIG. 1C , during such process, the NiGelayer 106 is typically attacked, as illustrated by NiGelayer 110, and the un-reacted metal, such as un-reacted Pt orNi 112, is typically not completely removed. - To avoid having to remove NiSi from regions other than source/drain regions, self-aligned contacts (SACs), or trench silicides, may be used. Referring to
FIGS. 2A through 2F, a current process utilizing NiPt in SACs or trench silicides is described, with reference to the above described process. InFIG. 2A , an interlayer dielectric (ILD) 204, such as silicon dioxide (SiO2), is formed on anactive layer 202, such as of Ge or SiGe, for example at a source/drain region. InFIG. 2B , a contact etch process is performed in the ILD 204 to form atrench 210 therein havingsides 208 formed by portions of theILD 204. Then, as illustrated inFIG. 2C , nickel platinum (NiPt) (with 5, 10, 15% or higher Pt, for example) is sputtered and deposited, as by radio frequency physical vapor deposition (RFPVD), onILD 204 and within thetrench 210, forming theNiPt layer 212. - A first RTA process is performed, such as by a microwave, flash, or laser anneal process, followed a first strip process for removal of residues, followed by a second RTA process, and a second strip process for residue removal. The process results in the structure of
FIG. 2D , having asilicide 213 formed in theactive layer 202 at the bottom oftrench 210, with anoxide layer 214 formed oversilicide 213. Adverting toFIG. 2E , a sputter cleaning process, such as an argon (Ar) sputter cleaning process, is performed to remove theoxide 214 and any further residue, followed by deposition of aliner 216 covering thesides 208,ILD 204, and top of thesilicide 213. As illustrated inFIG. 2F ,metal 218, e.g. tungsten (W), is deposited, filling thetrench 210 and covering themetal liner 216 formed over the ILD 204. - Referring to
FIGS. 3A through 3G , an alternative process to that ofFIGS. 2A through 2F is described. InFIG. 3A , anILD layer 304, such as SiO2, is formed on anactive layer 302, such as of Ge or SiGe, for example. InFIG. 3B , the ILD 304 is etched to form atrench 308 havingsides 306. Then, inFIG. 3C , RFPVD is performed to sputter and deposit NiPt (5, 10, 15% or higher Pt, for example) on theactive layer 302 within thetrench 308 onsides 306 and onILD 304, forming theNiPt layer 310. - Continuing with reference to
FIG. 3D , a first RTA process is performed, such as by a microwave, flash, or laser anneal process. Unlike the process ofFIGS. 2A through 2F , a strip process is not performed. Instead, asilicide 312 is formed in theactive layer 302 at the bottom of the trench, with anoxide layer 315 over thesilicide 312, and the remaining metal forms aliner 314 covering thesides 306 and ILD 304. InFIG. 3E , a pre-clean process, such as an Ar sputter cleaning process, is performed to removeoxide layer 315. Then, as illustrated inFIG. 3F ,metal 316, such as W is deposited overILD 304 and intrench 308. InFIG. 3G , a chemical-mechanical polishing (CMP) process is performed down toILD 304 to remove themetal 316 and theliner 314 abovetrench 308 andILD 304, respectively, resulting in the structure ofFIG. 3G . - Additionally, it is known that thermal stability of NiGe films formed on Ge or SiGe can be improved from 450° C. to 550° C. by adding an ultrathin (˜1 nm) Ti layer during Ni deposition, either as an intermediate layer between Ni and Ge or as a capping layer on Ni, such as by the formation of a ternary Ni1-xTixGe phase near the NiGe surface, which suppresses agglomeration of the underlying NiGe film. However, this process, while possibly improving thermal stability of NiGe, does not address problems related to unreacted metal in the strip processes and underlying material consumption.
- A need therefore exists for methodology enabling formation of NiGe or NiSiGe with reduced Ge or SiGe consumption, and the resulting product.
- An aspect of the present disclosure is a method of manufacturing of a semiconductor device in which a layer of Ti is formed between two layers of co-sputtered Ni and Ge on a Ge active layer.
- Another aspect of the present disclosure is a semiconductor device including a layer of NiTiGe between two layers of NiGe on a Ge active layer.
- Another aspect of the present disclosure is a method of manufacturing of a semiconductor device in which a layer of Ti is formed between two layers of co-sputtered Ni and Ge on a SiGe active layer.
- Another aspect of the present disclosure is a semiconductor device including a layer of NiTiSiGe between two layers of NiGe and SiGe active layer.
- Additional aspects and other features of the present disclosure will be set forth in the description which follows and in part will be apparent to those having ordinary skill in the art upon examination of the following or can be learned from the practice of the present disclosure. The advantages of the present disclosure can be realized and obtained as particularly pointed out in the appended claims.
- According to the present disclosure, some technical effects can be achieved in part by a method including co-sputtering Ni and Ge forming a first Ni/Ge layer on a Ge or SiGe active layer, depositing titanium (Ti) on the first Ni/Ge layer forming a Ti intermediate layer, co-sputtering Ni and Ge on the Ti intermediate layer forming a second Ni/Ge layer, and performing an RTA process.
- Aspects of the disclosure include the active layer including Si1-xGex wherein 0.5<x≦1. Further aspects include co-sputtering Ni and Ge to form the first and second Ni/Ge layer in a 1:1 atomic ratio PVD, RFPVD, chemical vapor deposition (CVD) or atomic layer deposition (ALD). Other aspects include forming the first Ni/Ge layer to a thickness of 1 to 10 nm, for example 2 nm, and the second Ni/Ge layer to a thickness of 1 nm to 20 nm, e.g. 8 nm. Another aspect includes depositing Ti to form the Ti intermediate layer to a thickness of 1 to 10 nm, for example 1 nm. Additional aspects include performing the RTA process at a temperature of 200° C. to 400° C. and for a time period of 30 seconds. Further aspects include forming an ILD on the active layer, forming a trench in the ILD, and forming the first Ni/Ge layer on the active layer at the bottom of the trench. Another aspect includes depositing a metal in the trench and over the ILD subsequent to performing the RTA process. Other aspects include polishing down to a top surface of the ILD subsequent to depositing the metal.
- Another aspect of the disclosure includes a device including an active layer comprising Si1-xGex, wherein 0.5<x≦1; a first NiGe or NiGeSi layer formed on the active layer; a NiTiGe or NiTiGeSi alloy layer formed on the first NiGe or NiGeSi layer, respectively, and a second NiGe layer on the NiTiGe or NiTiGeSi alloy layer.
- Aspects include the first NiGe or NiGeSi layer having a thickness of 1 nm to 10 nm. Other aspects include the NiTiGe or NiTiGeSi alloy layer having a thickness of 1 nm to 10 nm. Further aspects include the second NiGe layer having a thickness of 1 nm to 20 nm. Additional aspects include an interlayer dielectric (ILD) on the active layer and having a trench formed therethrough, wherein the first NiGe or NiGeSi layer, the NiTiGe or NiTiGeSi alloy layer, and the second NiGe layer are formed in the trench.
- Additional aspects and technical effects of the present disclosure will become readily apparent to those skilled in the art from the following detailed description wherein embodiments of the present disclosure are described simply by way of illustration of the best mode contemplated to carry out the present disclosure. As will be realized, the present disclosure is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, all without departing from the present disclosure. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.
- The present disclosure is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawing and in which like reference numerals refer to similar elements and in which:
-
FIGS. 1A through 1C schematically illustrate a current blanket process for forming germanide; -
FIGS. 2A through 2F schematically illustrate a current process for forming SACs and trench silicides; -
FIGS. 3A through 3G schematically illustrate an alternative process for forming SACs and trench silicides; -
FIGS. 4A and 4B schematically illustrate a blanket germanidation process, in accordance with an exemplary embodiment of the present disclosure; -
FIGS. 5A through 5G schematically illustrate a silicidation/germanidation process in SACs and trench silicides, in accordance with an exemplary embodiment; and -
FIG. 6 is a process flow for a silicidation/germanidation process, in accordance with exemplary embodiments of the present disclosure. - In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of exemplary embodiments. It should be apparent, however, that exemplary embodiments can be practiced without these specific details or with an equivalent arrangement. In other instances, well-known structures and devices are shown in block diagram form in order to avoid unnecessarily obscuring exemplary embodiments. In addition, unless otherwise indicated, all numbers expressing quantities, ratios, and numerical properties of ingredients, reaction conditions, and so forth used in the specification and claims are to be understood as being modified in all instances by the term “about.”
- Still other aspects, features, and technical effects will be readily apparent to those skilled in this art from the following detailed description, wherein preferred embodiments are shown and described, simply by way of illustration of the best mode contemplated. The disclosure is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.
- Referring now to
FIGS. 4A , 4B, and 6, exemplary processes for silicidation/germanidation are illustrated, according to an exemplary embodiment. Adverting toFIGS. 4A , 4B, and 6, the process begins atStep 600 with the formation of anactive layer 402 of Ge or SiGe, e.g. at source/drain regions, according to known processes. The thickness of the SiGe or Geactive layer 402 is 10 nm to 100 nm, for example 30 nm, although the thickness typically can vary depending on the resultant product. Although the concentration of Ge typically is greater than 10%, in accordance with the present disclosure, the composition of the SiGe is Si1-xGex (0.5≦x≦1), ranging from a layer that is half Si to a layer of pure Ge. - The process then proceeds to Step 602 of
FIG. 6 , where Ni and Ge, in an atomic ratio in a range of 1:10 to 10:1, for example in a 1:1 atomic ratio, are co-sputtered to a thickness of 1 nm to 10 nm, e.g., 2 nm, by a PVD, RFPVD, CVD or ALD process onactive layer 402 of SiGe or Ge. The co-sputtering process forms a Ni/Ge layer 404 on theactive layer 402, as illustrated inFIG. 4A . The co-sputtering of Ni and Ge may be performed at room temperature, as well as at elevated temperatures up to 400 C.° - Adverting to Step 604 in
FIG. 6 , as illustrated inFIG. 4A , a thin layer 406 of Ti is deposited on the Ni/Ge layer 404 to a thickness of 1 nm to 10 nm, for example 1 nm, using a PVD, RFPVD, CVD or ALD process, forming an intermediate Ti layer 406. The Ti deposition may be performed at room temperature to 400 C.°, for example. As an alternative to the Ti, Ta, or any noble (refractory) metal whose silicide has low resistivity may be employed. Use of the Ti intermediate layer 406 can substantially eliminate or significantly reduce diffusion, as well as possibly reduce consumption, of the underlying Ge or SiGe material. - As illustrated in
FIGS. 4A and 6 , the process continues withStep 606 in which Ni and Ge, in an atomic ratio in a range of from 1:10 to 10:1, for example in a 1:1 atomic ratio, are co-sputtered on the intermediate Ti layer 406 to a thickness of 1 nm to 20 nm, e.g. to a thickness of 8 nm, using a PVD, RFPVD, CVD or ALD process. A Ni/Ge layer 408 is thereby formed on the Ti intermediate layer 406. The co-sputtering of Ni and Ge to form thelayer 408 may be performed at room temperature, as well as at elevated temperatures, e.g. up to 400 C.° - Referring to
FIGS. 4A , 4B and 6, the process then continues atStep 608, with an RTA process, at a temperature in a range of 200 C.° to 400 C.°, for example 250C°. The RTA may be performed via flash, microwave or laser anneals for 1 nano second to 300 seconds, e.g. flash anneal for 30 seconds. The RTA process atStep 608 transforms the structure ofFIG. 4A into the resultant structure or resultant product ofFIG. 4B . Advantageously, according to aspects of the invention, a second RTA process is not required as used in conventional processes. - The addition of the Ti intermediate layer 406 between the
NiGe layer 404 and theNiGe layer 408 promotes a substantial reduction in agglomeration, whereby the alloyed Ti intermediate layer 406, as thelayer 412, can reduce the free energy of the system, thereby creating larger grains. The larger the grains typically enhance higher thermal stability of a NiGe system. Thelayer 412, can also reduce Ge from diffusing from the underlying SiGe or Ge process of thelayer 402 into theNiGe layer 404, The underlying material forlayer 402, Si1-xGex (0.5≦x≦1), for example, is advantageously not substantially consumed. Moreover, a metal strip process is typically not required. - The structure of
FIG. 4B that results from the RTA process atStep 608, when Ni/Ge is used to form thelayers active layer 402 and aNiGe layer 410. TheNiGe layer 410 resulting from the RTA process is 1 nm to 10 nm in thickness, for example. Also from the RTA process, a thin alloy of Ni1-xTixGe is formed asintermediate layer 412 on theNiGe layer 410. For the Ni1-xTixGeintermediate layer 412, “x” is in the range of 0<x≦1, and the thickness of the Ni1-xTixGe layer 412 ranges from 1 nm to 10 nm The Ni1-xTixGeintermediate layer 412 can effectively minimize and substantially eliminate Ge in the Ge orSiGe layer 402 from diffusing into theNiGe layer 410. - In addition, from the RTA process at
Step 608, aNiGe layer 414 is formed on the Ni1-xTixGeintermediate layer 412. The RTA process, for example, transforms the Ni/Ge layer 404 and the Ni/Ge layer 408, by germanidation, from Ni+Ge to NiGe or Ni5Ge3+NiGe to NiGe only, forming the NiGe layers 410 and 414. Although NiGe is formed for thelayer 404, where theactive layer 402 is a relatively pure form of Ge, when theactive layer 402 is a SiGe, a complex system, i.e. a nickel germano-silicide system (NiGeSi), is formed for thelayer 404. - Adverting to
FIGS. 5A through 5G , silicidation/germanidation processes in SACs and trench silicides are illustrated, based on the described exemplary processes ofFIGS. 4A , 4B, and 6, in accordance with exemplary embodiments. - Referring to
FIG. 5A , anILD 504, such as SiO2 is formed on anactive layer 502, such as of Ge or SiGe. InFIG. 5B , a contact etch process is performed in theILD 504 to form atrench 508 therein havingsides 506. According toFIG. 5C , a co-sputtering process is performed where Ni/Ge layer 509 is formed on thesides 506 and bottom of thetrench 508, similar to thelayer 404 ofFIG. 4A , followed by depositing aTi layer 510 on the Ni/Ge layer 509, similar to the Ti layer 406 ofFIG. 4A , and finally followed by co-sputtering another Ni/Ge layer 511, similar to thelayer 408 ofFIG. 4A , on theTi layer 510. - As illustrated in
FIG. 5D , an RTA process is performed, similar to that performed atStep 608 ofFIG. 6B , for example by a microwave, a flash, or laser anneal process. However, no chemical strip process is performed on the structure ofFIG. 5D . Also, advantageously, according to aspects of the invention, a second RTA process is likewise not necessary, particularly since Pt is not required and NiGe is used, as in the previously described processes. The RTA process accomplishes the germanidation/silidation forming the NiGe or NiGeSi layers 512, the NiTiGe orNiTiSiGe layer 513, and theNiGe layer 514 similar to theNiGe layer 410, theNiTiGe layer 412, and thesecond NiGe layer 414. In formation of thelayer 516, consumption of the Ge of theactive layer 502 is minimized or eliminated. Also, after the RTA process anoxide layer 515 is formed on the bottom of thetrench 508 due to air break between processes. - Adverting to
FIG. 5E , a pre-clean process, such as an Ar sputter cleaning process, is performed substantially removing theoxide layer 515. As illustrated inFIG. 5F , a metallization process is performed, filling the trench withmetal 518, such as W, Co, or Cu. Themetal 518 not only fills thetrench 508, but also covers thelayer 514 overILD 504. Then, inFIG. 5G , a planarization process, e.g. CMP, is performed to remove themetal 518 down tolayer 514. - Therefore, in accordance with embodiments of the present disclosure, processes are provided that use NiGe or NiSiGe that advantageously do not offer axiotaxy issues. Also, NiGe, or NiSiGe, layer formation is typically a single step RTA process, according to aspects of the invention.
- The embodiments of the present disclosure can achieve several desirable technical effects, such as substantially minimizing consumption of underlying Ge or SiGe. Furthermore, for SACs or trench silicide, W metallization may be completed without an unreacted metal strip and second RTA following the germanidation, silicidation, or germano-silicidation. The present disclosure enjoys industrial applicability in any of various highly integrated semiconductor process technologies and products, and, as such, is particularly advantageous in the manufacture of small scale semiconductor devices, particularly for 14 nm technology nodes and beyond.
- In the preceding description, the present disclosure is described with reference to specifically exemplary embodiments thereof. It will, however, be evident that various modifications and changes can be made thereto without departing from the broader spirit and scope of the present disclosure, as set forth in the claims. The specification and drawings are, accordingly, to be regarded as illustrative and not as restrictive. It is understood that the present disclosure is capable of using various other combinations and embodiments and is capable of any changes or modifications within the scope of the inventive concept as expressed herein.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/453,740 US8580686B1 (en) | 2012-04-23 | 2012-04-23 | Silicidation and/or germanidation on SiGe or Ge by cosputtering Ni and Ge and using an intralayer for thermal stability |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/453,740 US8580686B1 (en) | 2012-04-23 | 2012-04-23 | Silicidation and/or germanidation on SiGe or Ge by cosputtering Ni and Ge and using an intralayer for thermal stability |
Publications (2)
Publication Number | Publication Date |
---|---|
US20130280907A1 true US20130280907A1 (en) | 2013-10-24 |
US8580686B1 US8580686B1 (en) | 2013-11-12 |
Family
ID=49380487
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/453,740 Active US8580686B1 (en) | 2012-04-23 | 2012-04-23 | Silicidation and/or germanidation on SiGe or Ge by cosputtering Ni and Ge and using an intralayer for thermal stability |
Country Status (1)
Country | Link |
---|---|
US (1) | US8580686B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104392915A (en) * | 2014-10-30 | 2015-03-04 | 上海工程技术大学 | Method for epitaxial growth of NiGe material by using NiTi alloy |
CN104425364A (en) * | 2013-09-09 | 2015-03-18 | 中芯国际集成电路制造(上海)有限公司 | Forming method of connecting wire |
EP3136429A1 (en) * | 2015-08-31 | 2017-03-01 | Commissariat à l'énergie atomique et aux énergies alternatives | Formation of ohmic contacts for a device comprising a region made of iii-v material and a region made of another semiconductor material |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5615207B2 (en) * | 2011-03-03 | 2014-10-29 | 株式会社東芝 | Manufacturing method of semiconductor device |
CN104752182B (en) * | 2013-12-30 | 2020-01-07 | 中国科学院上海微系统与信息技术研究所 | Method for manufacturing NiSiGe material by utilizing Ti insertion layer |
EP3032575B1 (en) | 2014-12-08 | 2020-10-21 | IMEC vzw | Method for forming an electrical contact. |
EP3716314A1 (en) * | 2019-03-29 | 2020-09-30 | Commissariat à l'Energie Atomique et aux Energies Alternatives | Contact on germanium |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6787864B2 (en) * | 2002-09-30 | 2004-09-07 | Advanced Micro Devices, Inc. | Mosfets incorporating nickel germanosilicided gate and methods for their formation |
US8102000B2 (en) * | 2008-04-10 | 2012-01-24 | Globalfoundries Inc. | P-channel germanium on insulator (GOI) one transistor memory cell |
US8124513B2 (en) * | 2009-03-18 | 2012-02-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Germanium field effect transistors and fabrication thereof |
-
2012
- 2012-04-23 US US13/453,740 patent/US8580686B1/en active Active
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104425364A (en) * | 2013-09-09 | 2015-03-18 | 中芯国际集成电路制造(上海)有限公司 | Forming method of connecting wire |
CN104392915A (en) * | 2014-10-30 | 2015-03-04 | 上海工程技术大学 | Method for epitaxial growth of NiGe material by using NiTi alloy |
EP3136429A1 (en) * | 2015-08-31 | 2017-03-01 | Commissariat à l'énergie atomique et aux énergies alternatives | Formation of ohmic contacts for a device comprising a region made of iii-v material and a region made of another semiconductor material |
FR3040533A1 (en) * | 2015-08-31 | 2017-03-03 | Commissariat Energie Atomique | FORMING OHMIC CONTACTS FOR A DEVICE HAVING A III-V MATERIAL REGION AND A REGION IN ANOTHER SEMICONDUCTOR MATERIAL |
US10388653B2 (en) | 2015-08-31 | 2019-08-20 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Formation of Ohmic contacts for a device provided with a region made of III-V material and a region made of another semiconductor material |
Also Published As
Publication number | Publication date |
---|---|
US8580686B1 (en) | 2013-11-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8580686B1 (en) | Silicidation and/or germanidation on SiGe or Ge by cosputtering Ni and Ge and using an intralayer for thermal stability | |
US6562718B1 (en) | Process for forming fully silicided gates | |
US20070128867A1 (en) | Method for enhanced uni-directional diffusion of metal and subsequent silicide formation | |
US7544610B2 (en) | Method and process for forming a self-aligned silicide contact | |
US7015126B2 (en) | Method of forming silicided gate structure | |
US7800181B2 (en) | Semiconductor device and method for fabricating the same | |
Kittl et al. | Silicides and germanides for nano-CMOS applications | |
US7972911B1 (en) | Method for forming metallic materials comprising semi-conductors | |
US20020111018A1 (en) | Method for forming metal silicide layer | |
JP3659330B2 (en) | Method and structure for preventing high temperature agglomeration of alloys using silicides | |
US7449782B2 (en) | Self-aligned metal to form contacts to Ge containing substrates and structure formed thereby | |
WO2005086567A2 (en) | Silicide formed from ternary metal alloy films | |
US6432805B1 (en) | Co-deposition of nitrogen and metal for metal silicide formation | |
US7943512B2 (en) | Method for fabricating metal silicide | |
KR100679224B1 (en) | The semiconductor device and the manufacturing method thereof | |
US6387767B1 (en) | Nitrogen-rich silicon nitride sidewall spacer deposition | |
WO2003012876A1 (en) | Gate electrodes and the formation thereof | |
US20070120199A1 (en) | Low resistivity compound refractory metal silicides with high temperature stability | |
US6372673B1 (en) | Silicon-starved nitride spacer deposition | |
JP2001274391A (en) | Method for forming electrode structure and method for manufacturing semiconductor device | |
US7553762B2 (en) | Method for forming metal silicide layer | |
US7585767B2 (en) | Semiconductor device and method for fabricating the same | |
TWI297178B (en) | Salicide process | |
TWI609415B (en) | Method for manufacturing a semiconductor device electrode | |
JP2006147897A (en) | Method of manufacturing semiconductor apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DENIZ, DERYA;REEL/FRAME:028099/0017 Effective date: 20120416 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |