US20130256923A1 - Semiconductor Device and Method of Forming Reconstituted Wafer With Larger Carrier to Achieve More EWLB Packages Per Wafer with Encapsulant Deposited Under Temperature and Pressure - Google Patents
Semiconductor Device and Method of Forming Reconstituted Wafer With Larger Carrier to Achieve More EWLB Packages Per Wafer with Encapsulant Deposited Under Temperature and Pressure Download PDFInfo
- Publication number
- US20130256923A1 US20130256923A1 US13/906,060 US201313906060A US2013256923A1 US 20130256923 A1 US20130256923 A1 US 20130256923A1 US 201313906060 A US201313906060 A US 201313906060A US 2013256923 A1 US2013256923 A1 US 2013256923A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor
- semiconductor die
- wafer
- carrier
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 322
- 239000008393 encapsulating agent Substances 0.000 title claims abstract description 61
- 238000000034 method Methods 0.000 title description 24
- 239000000463 material Substances 0.000 description 30
- 238000004519 manufacturing process Methods 0.000 description 19
- 230000008569 process Effects 0.000 description 18
- HCWZEPKLWVAEOV-UHFFFAOYSA-N 2,2',5,5'-tetrachlorobiphenyl Chemical compound ClC1=CC=C(Cl)C(C=2C(=CC=C(Cl)C=2)Cl)=C1 HCWZEPKLWVAEOV-UHFFFAOYSA-N 0.000 description 15
- 238000000465 moulding Methods 0.000 description 14
- 238000004806 packaging method and process Methods 0.000 description 13
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 10
- 229920002120 photoresistant polymer Polymers 0.000 description 8
- 238000007772 electroless plating Methods 0.000 description 7
- 238000009713 electroplating Methods 0.000 description 7
- 229920000642 polymer Polymers 0.000 description 7
- 239000000758 substrate Substances 0.000 description 7
- 239000011135 tin Substances 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 239000003990 capacitor Substances 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 150000001875 compounds Chemical class 0.000 description 6
- 239000010949 copper Substances 0.000 description 6
- 238000000151 deposition Methods 0.000 description 6
- 239000000945 filler Substances 0.000 description 6
- 230000006870 function Effects 0.000 description 6
- 229910052759 nickel Inorganic materials 0.000 description 6
- 238000005240 physical vapour deposition Methods 0.000 description 6
- 239000004020 conductor Substances 0.000 description 5
- 229910052802 copper Inorganic materials 0.000 description 5
- 239000010931 gold Substances 0.000 description 5
- 238000002955 isolation Methods 0.000 description 5
- 229910052709 silver Inorganic materials 0.000 description 5
- 229910052718 tin Inorganic materials 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- 230000005684 electric field Effects 0.000 description 4
- 239000003822 epoxy resin Substances 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 229910052737 gold Inorganic materials 0.000 description 4
- 238000001465 metallisation Methods 0.000 description 4
- 229920000647 polyepoxide Polymers 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 239000000047 product Substances 0.000 description 4
- 238000000926 separation method Methods 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 229910000679 solder Inorganic materials 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 238000004891 communication Methods 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 230000007613 environmental effect Effects 0.000 description 3
- 238000003475 lamination Methods 0.000 description 3
- 238000003698 laser cutting Methods 0.000 description 3
- 239000011133 lead Substances 0.000 description 3
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 3
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 3
- 238000005498 polishing Methods 0.000 description 3
- 238000007639 printing Methods 0.000 description 3
- 238000007650 screen-printing Methods 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 239000010944 silver (metal) Substances 0.000 description 3
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 3
- FRWYFWZENXDZMU-UHFFFAOYSA-N 2-iodoquinoline Chemical compound C1=CC=CC2=NC(I)=CC=C21 FRWYFWZENXDZMU-UHFFFAOYSA-N 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- 230000009471 action Effects 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 2
- 238000004026 adhesive bonding Methods 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- LTPBRCUWZOMYOC-UHFFFAOYSA-N beryllium oxide Inorganic materials O=[Be] LTPBRCUWZOMYOC-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000003486 chemical etching Methods 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 238000005520 cutting process Methods 0.000 description 2
- 230000005496 eutectics Effects 0.000 description 2
- 230000008020 evaporation Effects 0.000 description 2
- 238000001704 evaporation Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 239000010408 film Substances 0.000 description 2
- 238000000227 grinding Methods 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 230000015654 memory Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 239000005022 packaging material Substances 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- KCTAWXVAICEBSD-UHFFFAOYSA-N prop-2-enoyloxy prop-2-eneperoxoate Chemical compound C=CC(=O)OOOC(=O)C=C KCTAWXVAICEBSD-UHFFFAOYSA-N 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 239000002904 solvent Substances 0.000 description 2
- 238000004528 spin coating Methods 0.000 description 2
- 238000005507 spraying Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 230000001131 transforming effect Effects 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- -1 SiON Chemical compound 0.000 description 1
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 description 1
- OFLYIWITHZJFLS-UHFFFAOYSA-N [Si].[Au] Chemical compound [Si].[Au] OFLYIWITHZJFLS-UHFFFAOYSA-N 0.000 description 1
- 239000003082 abrasive agent Substances 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 229910052797 bismuth Inorganic materials 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000007795 chemical reaction product Substances 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 229910052745 lead Inorganic materials 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000012778 molding material Substances 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 238000005245 sintering Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000000427 thin-film deposition Methods 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
- 239000013585 weight reducing agent Substances 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Definitions
- the present invention relates in general to semiconductor devices and, more particularly, to a semiconductor device and method of forming a reconstituted semiconductor wafer with a larger carrier to achieve more eWLB packages per wafer with an encapsulant deposited under temperature and pressure.
- Semiconductor devices are commonly found in modern electronic products. Semiconductor devices vary in the number and density of electrical components. Discrete semiconductor devices generally contain one type of electrical component, e.g., light emitting diode (LED), small signal transistor, resistor, capacitor, inductor, and power metal oxide semiconductor field effect transistor (MOSFET). Integrated semiconductor devices typically contain hundreds to millions of electrical components. Examples of integrated semiconductor devices include microcontrollers, microprocessors, charged-coupled devices (CCDs), solar cells, and digital micro-mirror devices (DMDs).
- LED light emitting diode
- MOSFET power metal oxide semiconductor field effect transistor
- Semiconductor devices perform a wide range of functions such as signal processing, high-speed calculations, transmitting and receiving electromagnetic signals, controlling electronic devices, transforming sunlight to electricity, and creating visual projections for television displays.
- Semiconductor devices are found in the fields of entertainment, communications, power conversion, networks, computers, and consumer products. Semiconductor devices are also found in military applications, aviation, automotive, industrial controllers, and office equipment.
- Semiconductor devices exploit the electrical properties of semiconductor materials.
- the atomic structure of semiconductor material allows its electrical conductivity to be manipulated by the application of an electric field or base current or through the process of doping. Doping introduces impurities into the semiconductor material to manipulate and control the conductivity of the semiconductor device.
- a semiconductor device contains active and passive electrical structures.
- Active structures including bipolar and field effect transistors, control the flow of electrical current. By varying levels of doping and application of an electric field or base current, the transistor either promotes or restricts the flow of electrical current.
- Passive structures including resistors, capacitors, and inductors, create a relationship between voltage and current necessary to perform a variety of electrical functions.
- the passive and active structures are electrically connected to form circuits, which enable the semiconductor device to perform high-speed calculations and other useful functions.
- Front-end manufacturing involves the formation of a plurality of die on the surface of a semiconductor wafer.
- Each semiconductor die is typically identical and contains circuits formed by electrically connecting active and passive components.
- Back-end manufacturing involves singulating individual semiconductor die from the finished wafer and packaging the die to provide structural support and environmental isolation.
- semiconductor die refers to both the singular and plural form of the words, and accordingly, can refer to both a single semiconductor device and multiple semiconductor devices.
- One goal of semiconductor manufacturing is to produce smaller semiconductor devices. Smaller devices typically consume less power, have higher performance, and can be produced more efficiently. In addition, smaller semiconductor devices have a smaller footprint, which is desirable for smaller end products.
- a smaller semiconductor die size can be achieved by improvements in the front-end process resulting in semiconductor die with smaller, higher density active and passive components. Back-end processes may result in semiconductor device packages with a smaller footprint by improvements in electrical interconnection and packaging materials.
- a conventional semiconductor wafer typically contains a plurality of semiconductor die separated by a saw street. Active and passive circuits are formed in a surface of each semiconductor die. An interconnect structure can be formed over the surface of the semiconductor die. The semiconductor wafer is singulated into individual semiconductor die for use in a variety of electronic products. An important aspect of semiconductor manufacturing is high yield and corresponding low cost.
- the present invention is a semiconductor device comprising a semiconductor wafer and plurality of semiconductor die singulated from the semiconductor wafer.
- a carrier includes a surface area larger than a surface area of the semiconductor wafer.
- the semiconductor die are disposed side-by-side over the carrier to form a reconstituted wafer and a number of semiconductor die disposed over the carrier is greater than a total number of semiconductor die singulated from the semiconductor wafer.
- An encapsulant is deposited over the semiconductor die.
- the present invention is a semiconductor device comprising a plurality of semiconductor die originating from a semiconductor wafer.
- a carrier includes a surface area larger than a surface area of the semiconductor wafer.
- the semiconductor die are disposed side-by-side over a surface of the carrier to form a reconstituted wafer and a number of semiconductor die disposed over the carrier is greater than a total number of semiconductor die originating from the semiconductor wafer.
- the present invention is a semiconductor device comprising a plurality of semiconductor die originating from a semiconductor wafer.
- a carrier includes a surface area larger than a surface area of the semiconductor wafer.
- a number of the semiconductor die disposed over a surface of the carrier is greater than a total number of semiconductor die originating from the semiconductor wafer.
- An interconnect structure is formed over the semiconductor die.
- the present invention is a semiconductor device comprising a plurality of semiconductor die originating from a semiconductor wafer.
- a carrier includes a surface area larger than a surface area of the semiconductor wafer.
- a number of the semiconductor die disposed over a surface of the carrier is greater than a total number of semiconductor die originating from the semiconductor wafer.
- FIG. 1 illustrates a PCB with different types of packages mounted to its surface
- FIGS. 2 a - 2 c illustrate further detail of the representative semiconductor packages mounted to the PCB
- FIGS. 3 a - 3 c illustrate a semiconductor wafer with a plurality of semiconductor die separated by a saw street
- FIGS. 4 a - 4 n illustrate a process of forming a reconstituted semiconductor wafer with a larger carrier to achieve more eWLB packages per wafer;
- FIG. 5 illustrates the eWLB package with an encapsulant deposited under temperature and pressure
- FIG. 6 illustrates the eWLB package with an encapsulant disposed over a back surface of the semiconductor die.
- Front-end manufacturing involves the formation of a plurality of die on the surface of a semiconductor wafer.
- Each die on the wafer contains active and passive electrical components, which are electrically connected to form functional electrical circuits.
- Active electrical components such as transistors and diodes, have the ability to control the flow of electrical current.
- Passive electrical components such as capacitors, inductors, resistors, and transformers, create a relationship between voltage and current necessary to perform electrical circuit functions.
- Passive and active components are formed over the surface of the semiconductor wafer by a series of process steps including doping, deposition, photolithography, etching, and planarization.
- Doping introduces impurities into the semiconductor material by techniques such as ion implantation or thermal diffusion.
- the doping process modifies the electrical conductivity of semiconductor material in active devices, transforming the semiconductor material into an insulator, conductor, or dynamically changing the semiconductor material conductivity in response to an electric field or base current.
- Transistors contain regions of varying types and degrees of doping arranged as necessary to enable the transistor to promote or restrict the flow of electrical current upon the application of the electric field or base current.
- Active and passive components are formed by layers of materials with different electrical properties.
- the layers can be formed by a variety of deposition techniques determined in part by the type of material being deposited. For example, thin film deposition can involve chemical vapor deposition (CVD), physical vapor deposition (PVD), electrolytic plating, and electroless plating processes.
- CVD chemical vapor deposition
- PVD physical vapor deposition
- electrolytic plating electroless plating processes.
- Each layer is generally patterned to form portions of active components, passive components, or electrical connections between components.
- the layers can be patterned using photolithography, which involves the deposition of light sensitive material, e.g., photoresist, over the layer to be patterned.
- a pattern is transferred from a photomask to the photoresist using light.
- the portion of the photoresist pattern subjected to light is removed using a solvent, exposing portions of the underlying layer to be patterned.
- the portion of the photoresist pattern not subjected to light, the negative photoresist is removed using a solvent, exposing portions of the underlying layer to be patterned.
- the remainder of the photoresist is removed, leaving behind a patterned layer.
- some types of materials are patterned by directly depositing the material into the areas or voids formed by a previous deposition/etch process using techniques such as electroless and electrolytic plating.
- Planarization can be used to remove material from the surface of the wafer and produce a uniformly flat surface. Planarization involves polishing the surface of the wafer with a polishing pad. An abrasive material and corrosive chemical are added to the surface of the wafer during polishing. The combined mechanical action of the abrasive and corrosive action of the chemical removes any irregular topography, resulting in a uniformly flat surface.
- Back-end manufacturing refers to cutting or singulating the finished wafer into the individual die and then packaging the die for structural support and environmental isolation.
- the wafer is scored and broken along non-functional regions of the wafer called saw streets or scribes.
- the wafer is singulated using a laser cutting tool or saw blade.
- the individual semiconductor die are mounted to a package substrate that includes pins or contact pads for interconnection with other system components. Contact pads formed over the semiconductor die are then connected to contact pads within the package.
- the electrical connections can be made with solder bumps, stud bumps, conductive paste, or wirebonds.
- An encapsulant or other molding material is deposited over the package to provide physical support and electrical isolation.
- the finished package is then inserted into an electrical system and the functionality of the semiconductor device is made available to the other system components.
- FIG. 1 illustrates electronic device 50 having a chip carrier substrate or printed circuit board (PCB) 52 with a plurality of semiconductor packages mounted on its surface.
- Electronic device 50 can have one type of semiconductor package, or multiple types of semiconductor packages, depending on the application. The different types of semiconductor packages are shown in FIG. 1 for purposes of illustration.
- Electronic device 50 can be a stand-alone system that uses the semiconductor packages to perform one or more electrical functions.
- electronic device 50 can be a subcomponent of a larger system.
- electronic device 50 can be part of a cellular phone, personal digital assistant (PDA), digital video camera (DVC), or other electronic communication device.
- PDA personal digital assistant
- DVC digital video camera
- electronic device 50 can be a graphics card, network interface card, or other signal processing card that can be inserted into a computer.
- the semiconductor package can include microprocessors, memories, application specific integrated circuits (ASIC), logic circuits, analog circuits, RF circuits, discrete devices, or other semiconductor die or electrical components. Miniaturization and weight reduction are essential for these products to be accepted by the market. The distance between semiconductor devices must be decreased to achieve higher density.
- PCB 52 provides a general substrate for structural support and electrical interconnect of the semiconductor packages mounted on the PCB.
- Conductive signal traces 54 are formed over a surface or within layers of PCB 52 using evaporation, electrolytic plating, electroless plating, screen printing, or other suitable metal deposition process. Signal traces 54 provide for electrical communication between each of the semiconductor packages, mounted components, and other external system components. Traces 54 also provide power and ground connections to each of the semiconductor packages.
- a semiconductor device has two packaging levels.
- First level packaging is a technique for mechanically and electrically attaching the semiconductor die to an intermediate carrier.
- Second level packaging involves mechanically and electrically attaching the intermediate carrier to the PCB.
- a semiconductor device may only have the first level packaging where the die is mechanically and electrically mounted directly to the PCB.
- first level packaging including bond wire package 56 and flip chip 58
- second level packaging including ball grid array (BGA) 60 , bump chip carrier (BCC) 62 , dual in-line package (DIP) 64 , land grid array (LGA) 66 , multi-chip module (MCM) 68 , quad flat non-leaded package (QFN) 70 , and quad flat package 72 .
- BGA ball grid array
- BCC bump chip carrier
- DIP dual in-line package
- LGA land grid array
- MCM multi-chip module
- QFN quad flat non-leaded package
- quad flat package 72 quad flat package
- electronic device 50 includes a single attached semiconductor package, while other embodiments call for multiple interconnected packages.
- manufacturers can incorporate pre-made components into electronic devices and systems. Because the semiconductor packages include sophisticated functionality, electronic devices can be manufactured using cheaper components and a streamlined manufacturing process. The resulting devices are less likely to fail and less expensive to manufacture resulting in a lower cost for consumers.
- FIGS. 2 a - 2 c show exemplary semiconductor packages.
- FIG. 2 a illustrates further detail of DIP 64 mounted on PCB 52 .
- Semiconductor die 74 includes an active region containing analog or digital circuits implemented as active devices, passive devices, conductive layers, and dielectric layers formed within the die and are electrically interconnected according to the electrical design of the die.
- the circuit can include one or more transistors, diodes, inductors, capacitors, resistors, and other circuit elements formed within the active region of semiconductor die 74 .
- Contact pads 76 are one or more layers of conductive material, such as aluminum (Al), copper (Cu), tin (Sn), nickel (Ni), gold (Au), or silver (Ag), and are electrically connected to the circuit elements formed within semiconductor die 74 .
- semiconductor die 74 is mounted to an intermediate carrier 78 using a gold-silicon eutectic layer or adhesive material such as thermal epoxy or epoxy resin.
- the package body includes an insulative packaging material such as polymer or ceramic.
- Conductor leads 80 and bond wires 82 provide electrical interconnect between semiconductor die 74 and PCB 52 .
- Encapsulant 84 is deposited over the package for environmental protection by preventing moisture and particles from entering the package and contaminating semiconductor die 74 or bond wires 82 .
- FIG. 2 b illustrates further detail of BCC 62 mounted on PCB 52 .
- Semiconductor die 88 is mounted to carrier 90 using an underfill or epoxy-resin adhesive material 92 .
- Bond wires 94 provide first level packaging interconnect between contact pads 96 and 98 .
- Molding compound or encapsulant 100 is deposited over semiconductor die 88 and bond wires 94 to provide physical support and electrical isolation for the device.
- Contact pads 102 are formed over a surface of PCB 52 using a suitable metal deposition process such as electrolytic plating or electroless plating to prevent oxidation.
- Contact pads 102 are electrically connected to one or more conductive signal traces 54 in PCB 52 .
- Bumps 104 are formed between contact pads 98 of BCC 62 and contact pads 102 of PCB 52 .
- semiconductor die 58 is mounted face down to intermediate carrier 106 with a flip chip style first level packaging.
- Active region 108 of semiconductor die 58 contains analog or digital circuits implemented as active devices, passive devices, conductive layers, and dielectric layers formed according to the electrical design of the die.
- the circuit can include one or more transistors, diodes, inductors, capacitors, resistors, and other circuit elements within active region 108 .
- Semiconductor die 58 is electrically and mechanically connected to carrier 106 through bumps 110 .
- BGA 60 is electrically and mechanically connected to PCB 52 with a BGA style second level packaging using bumps 112 .
- Semiconductor die 58 is electrically connected to conductive signal traces 54 in PCB 52 through bumps 110 , signal lines 114 , and bumps 112 .
- a molding compound or encapsulant 116 is deposited over semiconductor die 58 and carrier 106 to provide physical support and electrical isolation for the device.
- the flip chip semiconductor device provides a short electrical conduction path from the active devices on semiconductor die 58 to conduction tracks on PCB 52 in order to reduce signal propagation distance, lower capacitance, and improve overall circuit performance.
- the semiconductor die 58 can be mechanically and electrically connected directly to PCB 52 using flip chip style first level packaging without intermediate carrier 106 .
- FIG. 3 a shows a semiconductor wafer 120 with a base substrate material 122 , such as silicon, germanium, gallium arsenide, indium phosphide, or silicon carbide, for structural support.
- a plurality of semiconductor die or components 124 is formed on wafer 120 separated by a non-active, inter-die wafer area or saw street 126 as described above.
- Saw street 126 provides cutting areas to singulate semiconductor wafer 120 into individual semiconductor die 124 .
- FIG. 3 b shows a cross-sectional view of a portion of semiconductor wafer 120 .
- Each semiconductor die 124 has a back surface 128 and active surface 130 containing analog or digital circuits implemented as active devices, passive devices, conductive layers, and dielectric layers formed within the die and electrically interconnected according to the electrical design and function of the die.
- the circuit may include one or more transistors, diodes, and other circuit elements formed within active surface 130 to implement analog circuits or digital circuits, such as digital signal processor (DSP), ASIC, memory, or other signal processing circuit.
- DSP digital signal processor
- Semiconductor die 124 may also contain integrated passive devices (IPDs), such as inductors, capacitors, and resistors, for RF signal processing.
- IPDs integrated passive devices
- semiconductor die 124 is a flip chip type device.
- a support carrier or laminated dicing tape 134 is applied to back surface 128 of semiconductor wafer 120 .
- Laminated dicing tape 134 provides support for semiconductor wafer 120 during subsequent manufacturing steps and singulation into individual semiconductor die 124 .
- An electrically conductive layer 132 is formed over active surface 130 using PVD, CVD, electrolytic plating, electroless plating process, or other suitable metal deposition process.
- Conductive layer 132 can be one or more layers of Al, Cu, Sn, Ni, Au, Ag, or other suitable electrically conductive material.
- Conductive layer 132 operates as contact pads electrically connected to the circuits on active surface 130 .
- Contact pads 132 can be disposed side-by-side a first distance from the edge of semiconductor die 124 , as shown in FIG. 3 b .
- contact pads 132 can be offset in multiple rows such that a first row of contact pads is disposed a first distance from the edge of the die, and a second row of contact pads alternating with the first row is disposed a second distance from the edge of the die.
- semiconductor wafer 120 is singulated through saw street 126 using a saw blade or laser cutting tool 136 into individual semiconductor die 124 .
- Lamination dicing tape 134 is removed.
- FIGS. 4 a - 4 n illustrate, in relation to FIGS. 1 and 2 a - 2 c , a process of forming a reconstituted semiconductor wafer with a larger carrier to achieve more eWLB packages per wafer with an encapsulant deposited under temperature and pressure.
- FIG. 4 a shows a temporary substrate or carrier 140 containing sacrificial base material such as silicon, polymer, beryllium oxide, glass, or other suitable low-cost, rigid material for structural support.
- carrier 140 can be metal, such as nickel, platinum, copper, copper alloys (including one or more elements of nickel, iron, zinc, tin, chromium, silver, and phosphorous), or other suitable rigid material for structural support.
- An interface layer or double-sided tape 142 is formed over carrier 140 as a temporary adhesive bonding film, etch-stop layer, or release layer.
- Carrier 140 has a larger diameter and surface area as compared to the diameter and surface area of semiconductor wafer 120 .
- carrier 140 has a surface area that is 10-50% greater than the surface area of semiconductor wafer 120 . If semiconductor wafer 120 has a diameter of 300 millimeters (mm), then carrier 140 is made with a diameter of 310-350 mm. In other cases, if semiconductor wafer 120 has a diameter of 150 mm, then carrier 140 is made with a diameter of 180 mm, giving a 44% increase in surface area. If semiconductor wafer 120 has a diameter of 200 mm, then carrier 140 is made with a diameter of 240 mm, giving a 44% increase in surface area. If semiconductor wafer 120 has a diameter of 450 mm, then carrier 140 is made with a diameter of 550 mm, giving a 49% increase in surface area.
- semiconductor die 124 from FIGS. 3 a - 3 c is positioned over and mounted to carrier 140 using a pick and place operation with active surface 130 oriented toward the carrier.
- FIG. 4 c shows semiconductor die 124 mounted to carrier 140 as reconstituted semiconductor wafer 146 .
- the reconstituted semiconductor wafer 146 has a diameter and surface area larger than the diameter and surface area of semiconductor wafer 120 .
- reconstituted semiconductor wafer 146 has a surface area that is 10-50% greater than the surface area of semiconductor wafer 120 .
- the larger surface area of carrier 140 and reconstituted semiconductor wafer 146 accommodates more semiconductor die 124 and lowers manufacturing cost as more semiconductor die 124 are processed per reconstituted semiconductor wafer.
- the number of semiconductor die 124 mounted to carrier 140 is greater than the number of semiconductor die 124 singulated from semiconductor wafer 120 . In one embodiment, the number of semiconductor die 124 mounted to carrier 140 is 10-50% more than the number of semiconductor die 124 singulated from semiconductor wafer 120 .
- FIG. 4 d shows a chase mold 150 having an upper mold support 152 and lower mold support 154 .
- Upper mold support 152 has a cavity 156 for containing semiconductor die 124 and encapsulant or molding compound.
- Lower mold support 152 includes a plurality of spring-loaded lifter pins 158 .
- the reconstituted semiconductor wafer 146 is placed over lower mold support 154 with the surface of carrier 140 , opposite semiconductor die 124 , contacting spring-loaded lifter pins 158 .
- the spring-loaded lifer pins 158 in a relaxed or non-compressed state maintain a separation by distance D between carrier 140 and surface 160 of lower mold support 154 .
- the separation distance D is 0.5 mm to avoid initial heat transfer to reconstituted semiconductor wafer 146 .
- a volume of encapsulant or molding compound 162 is deposited over semiconductor die 124 and interface layer 142 of carrier 140 .
- Encapsulant 162 can be a polymer composite material, such as epoxy resin with filler, epoxy acrylate with filler, or polymer with proper filler.
- the volume of encapsulant 162 is measured according to the space requirements of cavity 156 less the area occupied by semiconductor die 124 . In one embodiment, the volume of encapsulant 162 ranges between 20-250 grams for a carrier diameter of 300 mm.
- the upper mold support 152 and lower mold support 154 are brought together under pressure with force F to close chase mold 150 with semiconductor die 124 and encapsulant 162 disposed within cavity 156 , as shown in FIG. 4 f .
- spring-loaded lifter pins 158 begin to compress.
- the movement of lower mold support 154 towards upper mold support 152 continues until opposing surfaces of interface layer 142 and carrier 140 contact surface 160 of lower mold support 154 and surface 164 of upper mold support 152 .
- Spring-loaded lifter pins 158 are fully compressed under a clamping force F of 50-500 kilo-Newtons (kN) between upper mold support 152 and lower mold support 154 .
- Encapsulant 162 is evenly dispersed and uniformly distributed under an elevated temperature within cavity 156 around semiconductor die 124 .
- the molding temperature ranges from 80-150° C. with a molding time of 250-1000 seconds.
- the molding cure temperature ranges from 100-180° C. with a molding cure time of 20-120 minutes.
- the temperature and pressure within chase mold 150 provides a planar encapsulant coverage with less warpage.
- the thickness of encapsulant 162 remains uniform, e.g. less than 5% deviation, across reconstituted semiconductor wafer 146 .
- chase mold 170 has an upper mold support 172 and lower mold support 174 , as shown in FIG. 4 g .
- Upper mold support 172 has a plurality of inlets 176 into cavity 178 for containing semiconductor die 124 and encapsulant or molding compound.
- Lower mold support 174 includes a plurality of spring-loaded lifter pins 180 .
- the reconstituted semiconductor wafer 146 is placed over lower mold support 174 with the lower surface of carrier 140 contacting spring-loaded lifter pins 180 .
- the spring-loaded lifer pins 180 in a relaxed or non-compressed state maintain a separation by distance D between carrier 140 and surface 182 of lower mold support 174 .
- the separation distance D is 0.5 mm to avoid initial heat transfer to reconstituted semiconductor wafer 146 .
- the upper mold support 172 and lower mold support 174 are brought together under pressure with force F, as shown in FIG. 4 h , to close chase mold 170 with semiconductor die 124 disposed within cavity 178 .
- spring-loaded lifter pins 180 begin to compress.
- the movement of lower mold support 174 towards upper mold support 172 continues until opposing surfaces of interface layer 142 and carrier 140 contact surface 182 of lower mold support 174 and surface 184 of upper mold support 172 .
- Spring-loaded lifter pins 180 are fully compressed under a clamping force F of 50-500 kN between upper mold support 172 and lower mold support 174 .
- a volume of encapsulant or molding compound 186 is injected from dispenser 188 under an elevated temperature and pressure through inlet 176 a into cavity 178 and over semiconductor die 124 and interface layer 142 of carrier 140 .
- Inlet 176 b can be exhaust port for excess encapsulant 186 .
- Encapsulant 186 can be a polymer composite material, such as epoxy resin with filler, epoxy acrylate with filler, or polymer with proper filler.
- the volume of encapsulant 186 is measured according to the space requirements of cavity 178 less the area occupied by semiconductor die 124 . In one embodiment, the volume of encapsulant 186 ranges between 20-250 grams for a carrier diameter of 300 mm.
- Encapsulant 186 is evenly dispersed and uniformly distributed under an elevated temperature within cavity 178 around semiconductor die 124 .
- the molding temperature ranges from 80-150° C. with a molding time of 250-1000 seconds.
- the molding cure temperature ranges from 100-180° C. with a molding cure time of 20-120 minutes.
- the thickness of encapsulant 186 remains uniform, e.g. less than 5% deviation, across reconstituted semiconductor wafer 146 .
- FIG. 4 i shows reconstituted semiconductor wafer 146 removed from the chase mold.
- a portion of encapsulant 162 is optionally removed by grinder 190 to planarize the encapsulant with back surface 128 of semiconductor die 124 .
- Encapsulant 162 can also be planarized by an etching process or CMP.
- Carrier 140 and interface layer 142 are removed by chemical etching, mechanical peeling, CMP, mechanical grinding, thermal bake, UV light, laser scanning, or wet stripping to expose conductive layer 132 and active surface 130 of semiconductor die 124 and encapsulant 162 .
- FIG. 4 k shows a plan view of reconstituted semiconductor wafer 146 with semiconductor die 124 embedded within encapsulant 162 .
- FIG. 4 l shows a temporary substrate or carrier 192 containing sacrificial base material such as silicon, polymer, beryllium oxide, or other suitable low-cost, rigid material for structural support.
- An interface layer or double-sided tape 194 is formed over carrier 192 as a temporary adhesive bonding film or etch-stop layer.
- the reconstituted semiconductor wafer 146 with encapsulant 162 is mounted to interface layer 194 over carrier 192 with active surface 130 oriented away from the carrier.
- an insulating or passivation layer 200 is formed over encapsulant 162 , active surface 130 , and conductive layer 132 using PVD, CVD, printing, spin coating, spray coating, lamination, sintering or thermal oxidation.
- the insulating layer 200 contains one or more layers of silicon dioxide (SiO2), silicon nitride (Si3N4), silicon oxynitride (SiON), tantalum pentoxide (Ta2O5), aluminum oxide (Al2O3), or other material having similar insulating and structural properties.
- a portion of insulating layer 200 is removed by an etching process through a patterned photoresist layer to expose conductive layer 132 .
- An electrically conductive layer 202 is formed insulating layer 200 and conductive layer 132 using a patterning and metal deposition process such as printing, PVD, CVD, sputtering, electrolytic plating, and electroless plating.
- Conductive layer 202 can be one or more layers of Al, Cu, Sn, Ti, Ni, Au, Ag, or other suitable electrically conductive material.
- a portion of conductive layer 202 extends horizontally along insulating layer 200 and parallel to active surface 130 of semiconductor die 124 to laterally redistribute the electrical interconnect to conductive layer 132 .
- Conductive layer 202 operates as a fan-out redistribution layer (RDL) for the electrical signals of semiconductor die 124 .
- RDL redistribution layer
- a portion of conductive layer 202 is electrically connected to conductive layer 132 .
- Other portions of conductive layer 202 are electrically common or electrically isolated depending on the connectivity of semiconductor die 124 .
- an insulating or passivation layer 204 is formed over insulating layer 200 and conductive layer 202 using PVD, CVD, printing, spin coating, spray coating, screen printing or lamination.
- the insulating layer 204 can be one or more layers of SiO2, Si3N4, SiON, Ta2O5, Al2O3, or other material having similar insulating and structural properties.
- a portion of insulating layer 204 is removed by an etching process with a patterned photoresist layer to expose conductive layer 202 .
- An electrically conductive bump material is deposited over the exposed conductive layer 202 using an evaporation, electrolytic plating, electroless plating, ball drop, or screen printing process.
- the bump material can be Al, Sn, Ni, Au, Ag, Pb, Bi, Cu, solder, and combinations thereof, with an optional flux solution.
- the bump material can be eutectic Sn/Pb, high-lead solder, or lead-free solder.
- the bump material is bonded to conductive layer 202 using a suitable attachment or bonding process.
- the bump material is reflowed by heating the material above its melting point to form balls or bumps 206 .
- bumps 206 are reflowed a second time to improve electrical contact to conductive layer 202 .
- Bumps 206 can also be compression bonded to conductive layer 202 .
- Bumps 206 represent one type of interconnect structure that can be formed over conductive layer 202 .
- the interconnect structure can also use stud bump, micro bump, or other electrical inter
- insulating layers 200 and 204 constitute a build-up interconnect structure 208 formed over semiconductor die 124 and encapsulant 162 . Additional insulating layers and RDLs can be formed in build-up interconnect structure 208 for interconnection to semiconductor die 124 .
- the reconstituted semiconductor wafer 146 is singulated through encapsulant 162 and build-up interconnect structure 208 with saw blade or laser cutting tool 210 into individual fan-out embedded wafer level ball grid array (eWLB) package 212 .
- Carrier 192 and interface layer 194 are removed by chemical etching, mechanical peeling, CMP, mechanical grinding, thermal bake, UV light, laser scanning, or wet stripping.
- FIG. 5 shows the fan-out eWLB 212 after singulation and removal of carrier 192 and interface layer 194 .
- Conductive layer 132 of semiconductor die 124 is electrically connected to conductive layer 202 and bumps 206 .
- the fan-out eWLB 212 is formed from a reconstituted semiconductor wafer 146 having a diameter and surface area larger than the diameter and surface area of semiconductor wafer 120 .
- reconstituted semiconductor wafer 146 has a surface area that is 10-50% greater than the surface area of semiconductor wafer 120 .
- the larger surface area of carrier 140 and reconstituted semiconductor wafer 146 accommodates more semiconductor die 124 and lowers manufacturing cost as more semiconductor die 124 are processed per reconstituted semiconductor wafer.
- Encapsulant 162 is formed under temperature and pressure within chase mold 150 for a planar encapsulant coverage with less warpage.
- the thickness of encapsulant 162 remains uniform, e.g. less than 5% deviation, across reconstituted semiconductor wafer 146 .
- semiconductor wafer 120 includes a plurality of semiconductor die 124 formed within a surface area of the semiconductor wafer.
- Semiconductor die 124 are singulated from semiconductor wafer 120 .
- a carrier 140 has a surface area larger than the surface area of semiconductor wafer 120 .
- the surface area of carrier 140 is 10-50% greater than the surface area of semiconductor wafer 120 .
- Semiconductor die 124 are mounted to carrier 140 to form reconstituted semiconductor wafer 146 .
- the number of semiconductor die 124 mounted to carrier 140 is greater than the number of semiconductor die 124 singulated from semiconductor wafer 120 .
- the reconstituted semiconductor wafer 146 is disposed within chase mold 150 .
- Chase mold 150 is closed with semiconductor die 124 disposed within cavity 156 of the chase mold.
- upper mold support 152 includes cavity 156 .
- a lower mold support 154 has spring-loaded lifter pins 158 .
- the reconstituted semiconductor wafer 146 is disposed over spring-loaded lifter pins 158 .
- Encapsulant 162 is deposited over reconstituted semiconductor wafer 146 .
- Chase mold 150 is closed so that lower mold support 154 and upper mold support 152 contact carrier 140 under pressure to enclose semiconductor die 124 and encapsulant 162 within cavity 156 of the upper mold support and compress spring-loaded lifter pins 158 .
- Encapsulant 162 is dispersed around semiconductor die 124 within cavity 156 under an elevated temperature and pressure.
- upper mold support 172 includes inlets 176 and cavity 178 .
- Lower mold support 174 has spring-loaded lifter pins 180 .
- the reconstituted semiconductor wafer 146 is disposed over spring-loaded lifter pins 180 .
- Chase mold 170 is closed so that lower mold support 174 and upper mold support 172 contact carrier 140 with semiconductor die 124 disposed within cavity 178 of the upper mold support and compress spring-loaded lifter pins 180 .
- Encapsulant 186 is injected into cavity 180 through inlets 176 .
- Encapsulant 186 is dispersed under an elevated temperature and pressure around semiconductor die 124 .
- the reconstituted semiconductor wafer 146 is removed from the chase mold.
- Encapsulant 162 is planarized to expose a back surface 128 of semiconductor die 124 .
- An interconnect structure 208 is formed over reconstituted semiconductor wafer 146 .
- the interconnect structure 208 includes an insulating layer 200 formed over a surface of reconstituted semiconductor wafer 146 .
- Conductive layer 202 is formed over insulating layer 200 .
- the insulating layer 204 is formed over insulating layer 200 and conductive layer 202 .
- FIG. 6 shows an embodiment of fan-out eWLB 214 with encapsulant 162 disposed over back surface 128 of semiconductor die 124 , i.e. without the optional planarization of the encapsulant shown in FIG. 4 j .
- Conductive layer 132 of semiconductor die 124 is electrically connected to conductive layer 202 and bumps 206 .
- the fan-out eWLB 214 is formed from a reconstituted semiconductor wafer 146 having a diameter and surface area larger than the diameter and surface area of semiconductor wafer 120 .
- reconstituted semiconductor wafer 146 has a surface area that is 10-50% greater than the surface area of semiconductor wafer 120 .
- Encapsulant 162 is formed under temperature and pressure within chase mold 150 for a planar encapsulant coverage with less warpage. The thickness of encapsulant 162 remains uniform, e.g. less than 5% deviation, across reconstituted semiconductor wafer 146 .
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
Description
- The present application is a division of U.S. patent application Ser. No. 13/295,843, filed Nov. 14, 2011, which claims the benefit of U.S. Provisional Application No. 61/544,248, filed Oct. 6, 2011, which applications are incorporated herein by reference.
- The present invention relates in general to semiconductor devices and, more particularly, to a semiconductor device and method of forming a reconstituted semiconductor wafer with a larger carrier to achieve more eWLB packages per wafer with an encapsulant deposited under temperature and pressure.
- Semiconductor devices are commonly found in modern electronic products. Semiconductor devices vary in the number and density of electrical components. Discrete semiconductor devices generally contain one type of electrical component, e.g., light emitting diode (LED), small signal transistor, resistor, capacitor, inductor, and power metal oxide semiconductor field effect transistor (MOSFET). Integrated semiconductor devices typically contain hundreds to millions of electrical components. Examples of integrated semiconductor devices include microcontrollers, microprocessors, charged-coupled devices (CCDs), solar cells, and digital micro-mirror devices (DMDs).
- Semiconductor devices perform a wide range of functions such as signal processing, high-speed calculations, transmitting and receiving electromagnetic signals, controlling electronic devices, transforming sunlight to electricity, and creating visual projections for television displays. Semiconductor devices are found in the fields of entertainment, communications, power conversion, networks, computers, and consumer products. Semiconductor devices are also found in military applications, aviation, automotive, industrial controllers, and office equipment.
- Semiconductor devices exploit the electrical properties of semiconductor materials. The atomic structure of semiconductor material allows its electrical conductivity to be manipulated by the application of an electric field or base current or through the process of doping. Doping introduces impurities into the semiconductor material to manipulate and control the conductivity of the semiconductor device.
- A semiconductor device contains active and passive electrical structures. Active structures, including bipolar and field effect transistors, control the flow of electrical current. By varying levels of doping and application of an electric field or base current, the transistor either promotes or restricts the flow of electrical current. Passive structures, including resistors, capacitors, and inductors, create a relationship between voltage and current necessary to perform a variety of electrical functions. The passive and active structures are electrically connected to form circuits, which enable the semiconductor device to perform high-speed calculations and other useful functions.
- Semiconductor devices are generally manufactured using two complex manufacturing processes, i.e., front-end manufacturing, and back-end manufacturing, each involving potentially hundreds of steps. Front-end manufacturing involves the formation of a plurality of die on the surface of a semiconductor wafer. Each semiconductor die is typically identical and contains circuits formed by electrically connecting active and passive components. Back-end manufacturing involves singulating individual semiconductor die from the finished wafer and packaging the die to provide structural support and environmental isolation. The term “semiconductor die” as used herein refers to both the singular and plural form of the words, and accordingly, can refer to both a single semiconductor device and multiple semiconductor devices.
- One goal of semiconductor manufacturing is to produce smaller semiconductor devices. Smaller devices typically consume less power, have higher performance, and can be produced more efficiently. In addition, smaller semiconductor devices have a smaller footprint, which is desirable for smaller end products. A smaller semiconductor die size can be achieved by improvements in the front-end process resulting in semiconductor die with smaller, higher density active and passive components. Back-end processes may result in semiconductor device packages with a smaller footprint by improvements in electrical interconnection and packaging materials.
- A conventional semiconductor wafer typically contains a plurality of semiconductor die separated by a saw street. Active and passive circuits are formed in a surface of each semiconductor die. An interconnect structure can be formed over the surface of the semiconductor die. The semiconductor wafer is singulated into individual semiconductor die for use in a variety of electronic products. An important aspect of semiconductor manufacturing is high yield and corresponding low cost.
- A need exists to efficiently manufacture semiconductor die with an emphasis on high yield and low cost. Accordingly, in one embodiment, the present invention is a semiconductor device comprising a semiconductor wafer and plurality of semiconductor die singulated from the semiconductor wafer. A carrier includes a surface area larger than a surface area of the semiconductor wafer. The semiconductor die are disposed side-by-side over the carrier to form a reconstituted wafer and a number of semiconductor die disposed over the carrier is greater than a total number of semiconductor die singulated from the semiconductor wafer. An encapsulant is deposited over the semiconductor die.
- In another embodiment, the present invention is a semiconductor device comprising a plurality of semiconductor die originating from a semiconductor wafer. A carrier includes a surface area larger than a surface area of the semiconductor wafer. The semiconductor die are disposed side-by-side over a surface of the carrier to form a reconstituted wafer and a number of semiconductor die disposed over the carrier is greater than a total number of semiconductor die originating from the semiconductor wafer.
- In another embodiment, the present invention is a semiconductor device comprising a plurality of semiconductor die originating from a semiconductor wafer. A carrier includes a surface area larger than a surface area of the semiconductor wafer. A number of the semiconductor die disposed over a surface of the carrier is greater than a total number of semiconductor die originating from the semiconductor wafer. An interconnect structure is formed over the semiconductor die.
- In another embodiment, the present invention is a semiconductor device comprising a plurality of semiconductor die originating from a semiconductor wafer. A carrier includes a surface area larger than a surface area of the semiconductor wafer. A number of the semiconductor die disposed over a surface of the carrier is greater than a total number of semiconductor die originating from the semiconductor wafer.
-
FIG. 1 illustrates a PCB with different types of packages mounted to its surface; -
FIGS. 2 a-2 c illustrate further detail of the representative semiconductor packages mounted to the PCB; -
FIGS. 3 a-3 c illustrate a semiconductor wafer with a plurality of semiconductor die separated by a saw street; -
FIGS. 4 a-4 n illustrate a process of forming a reconstituted semiconductor wafer with a larger carrier to achieve more eWLB packages per wafer; -
FIG. 5 illustrates the eWLB package with an encapsulant deposited under temperature and pressure; and -
FIG. 6 illustrates the eWLB package with an encapsulant disposed over a back surface of the semiconductor die. - The present invention is described in one or more embodiments in the following description with reference to the figures, in which like numerals represent the same or similar elements. While the invention is described in terms of the best mode for achieving the invention's objectives, it will be appreciated by those skilled in the art that it is intended to cover alternatives, modifications, and equivalents as may be included within the spirit and scope of the invention as defined by the appended claims and their equivalents as supported by the following disclosure and drawings.
- Semiconductor devices are generally manufactured using two complex manufacturing processes: front-end manufacturing and back-end manufacturing. Front-end manufacturing involves the formation of a plurality of die on the surface of a semiconductor wafer. Each die on the wafer contains active and passive electrical components, which are electrically connected to form functional electrical circuits. Active electrical components, such as transistors and diodes, have the ability to control the flow of electrical current. Passive electrical components, such as capacitors, inductors, resistors, and transformers, create a relationship between voltage and current necessary to perform electrical circuit functions.
- Passive and active components are formed over the surface of the semiconductor wafer by a series of process steps including doping, deposition, photolithography, etching, and planarization. Doping introduces impurities into the semiconductor material by techniques such as ion implantation or thermal diffusion. The doping process modifies the electrical conductivity of semiconductor material in active devices, transforming the semiconductor material into an insulator, conductor, or dynamically changing the semiconductor material conductivity in response to an electric field or base current. Transistors contain regions of varying types and degrees of doping arranged as necessary to enable the transistor to promote or restrict the flow of electrical current upon the application of the electric field or base current.
- Active and passive components are formed by layers of materials with different electrical properties. The layers can be formed by a variety of deposition techniques determined in part by the type of material being deposited. For example, thin film deposition can involve chemical vapor deposition (CVD), physical vapor deposition (PVD), electrolytic plating, and electroless plating processes. Each layer is generally patterned to form portions of active components, passive components, or electrical connections between components.
- The layers can be patterned using photolithography, which involves the deposition of light sensitive material, e.g., photoresist, over the layer to be patterned. A pattern is transferred from a photomask to the photoresist using light. In one embodiment, the portion of the photoresist pattern subjected to light is removed using a solvent, exposing portions of the underlying layer to be patterned. In another embodiment, the portion of the photoresist pattern not subjected to light, the negative photoresist, is removed using a solvent, exposing portions of the underlying layer to be patterned. The remainder of the photoresist is removed, leaving behind a patterned layer. Alternatively, some types of materials are patterned by directly depositing the material into the areas or voids formed by a previous deposition/etch process using techniques such as electroless and electrolytic plating.
- Depositing a thin film of material over an existing pattern can exaggerate the underlying pattern and create a non-uniformly flat surface. A uniformly flat surface is required to produce smaller and more densely packed active and passive components. Planarization can be used to remove material from the surface of the wafer and produce a uniformly flat surface. Planarization involves polishing the surface of the wafer with a polishing pad. An abrasive material and corrosive chemical are added to the surface of the wafer during polishing. The combined mechanical action of the abrasive and corrosive action of the chemical removes any irregular topography, resulting in a uniformly flat surface.
- Back-end manufacturing refers to cutting or singulating the finished wafer into the individual die and then packaging the die for structural support and environmental isolation. To singulate the semiconductor die, the wafer is scored and broken along non-functional regions of the wafer called saw streets or scribes. The wafer is singulated using a laser cutting tool or saw blade. After singulation, the individual semiconductor die are mounted to a package substrate that includes pins or contact pads for interconnection with other system components. Contact pads formed over the semiconductor die are then connected to contact pads within the package. The electrical connections can be made with solder bumps, stud bumps, conductive paste, or wirebonds. An encapsulant or other molding material is deposited over the package to provide physical support and electrical isolation. The finished package is then inserted into an electrical system and the functionality of the semiconductor device is made available to the other system components.
-
FIG. 1 illustrateselectronic device 50 having a chip carrier substrate or printed circuit board (PCB) 52 with a plurality of semiconductor packages mounted on its surface.Electronic device 50 can have one type of semiconductor package, or multiple types of semiconductor packages, depending on the application. The different types of semiconductor packages are shown inFIG. 1 for purposes of illustration. -
Electronic device 50 can be a stand-alone system that uses the semiconductor packages to perform one or more electrical functions. Alternatively,electronic device 50 can be a subcomponent of a larger system. For example,electronic device 50 can be part of a cellular phone, personal digital assistant (PDA), digital video camera (DVC), or other electronic communication device. Alternatively,electronic device 50 can be a graphics card, network interface card, or other signal processing card that can be inserted into a computer. The semiconductor package can include microprocessors, memories, application specific integrated circuits (ASIC), logic circuits, analog circuits, RF circuits, discrete devices, or other semiconductor die or electrical components. Miniaturization and weight reduction are essential for these products to be accepted by the market. The distance between semiconductor devices must be decreased to achieve higher density. - In
FIG. 1 ,PCB 52 provides a general substrate for structural support and electrical interconnect of the semiconductor packages mounted on the PCB. Conductive signal traces 54 are formed over a surface or within layers ofPCB 52 using evaporation, electrolytic plating, electroless plating, screen printing, or other suitable metal deposition process. Signal traces 54 provide for electrical communication between each of the semiconductor packages, mounted components, and other external system components.Traces 54 also provide power and ground connections to each of the semiconductor packages. - In some embodiments, a semiconductor device has two packaging levels. First level packaging is a technique for mechanically and electrically attaching the semiconductor die to an intermediate carrier. Second level packaging involves mechanically and electrically attaching the intermediate carrier to the PCB. In other embodiments, a semiconductor device may only have the first level packaging where the die is mechanically and electrically mounted directly to the PCB.
- For the purpose of illustration, several types of first level packaging, including
bond wire package 56 andflip chip 58, are shown onPCB 52. Additionally, several types of second level packaging, including ball grid array (BGA) 60, bump chip carrier (BCC) 62, dual in-line package (DIP) 64, land grid array (LGA) 66, multi-chip module (MCM) 68, quad flat non-leaded package (QFN) 70, and quadflat package 72, are shown mounted onPCB 52. Depending upon the system requirements, any combination of semiconductor packages, configured with any combination of first and second level packaging styles, as well as other electronic components, can be connected toPCB 52. In some embodiments,electronic device 50 includes a single attached semiconductor package, while other embodiments call for multiple interconnected packages. By combining one or more semiconductor packages over a single substrate, manufacturers can incorporate pre-made components into electronic devices and systems. Because the semiconductor packages include sophisticated functionality, electronic devices can be manufactured using cheaper components and a streamlined manufacturing process. The resulting devices are less likely to fail and less expensive to manufacture resulting in a lower cost for consumers. -
FIGS. 2 a-2 c show exemplary semiconductor packages.FIG. 2 a illustrates further detail ofDIP 64 mounted onPCB 52. Semiconductor die 74 includes an active region containing analog or digital circuits implemented as active devices, passive devices, conductive layers, and dielectric layers formed within the die and are electrically interconnected according to the electrical design of the die. For example, the circuit can include one or more transistors, diodes, inductors, capacitors, resistors, and other circuit elements formed within the active region of semiconductor die 74. Contactpads 76 are one or more layers of conductive material, such as aluminum (Al), copper (Cu), tin (Sn), nickel (Ni), gold (Au), or silver (Ag), and are electrically connected to the circuit elements formed within semiconductor die 74. During assembly ofDIP 64, semiconductor die 74 is mounted to anintermediate carrier 78 using a gold-silicon eutectic layer or adhesive material such as thermal epoxy or epoxy resin. The package body includes an insulative packaging material such as polymer or ceramic. Conductor leads 80 andbond wires 82 provide electrical interconnect between semiconductor die 74 andPCB 52.Encapsulant 84 is deposited over the package for environmental protection by preventing moisture and particles from entering the package and contaminating semiconductor die 74 orbond wires 82. -
FIG. 2 b illustrates further detail ofBCC 62 mounted onPCB 52. Semiconductor die 88 is mounted tocarrier 90 using an underfill or epoxy-resin adhesive material 92.Bond wires 94 provide first level packaging interconnect betweencontact pads encapsulant 100 is deposited over semiconductor die 88 andbond wires 94 to provide physical support and electrical isolation for the device. Contactpads 102 are formed over a surface ofPCB 52 using a suitable metal deposition process such as electrolytic plating or electroless plating to prevent oxidation. Contactpads 102 are electrically connected to one or more conductive signal traces 54 inPCB 52.Bumps 104 are formed betweencontact pads 98 ofBCC 62 andcontact pads 102 ofPCB 52. - In
FIG. 2 c, semiconductor die 58 is mounted face down tointermediate carrier 106 with a flip chip style first level packaging.Active region 108 of semiconductor die 58 contains analog or digital circuits implemented as active devices, passive devices, conductive layers, and dielectric layers formed according to the electrical design of the die. For example, the circuit can include one or more transistors, diodes, inductors, capacitors, resistors, and other circuit elements withinactive region 108. Semiconductor die 58 is electrically and mechanically connected tocarrier 106 throughbumps 110. -
BGA 60 is electrically and mechanically connected toPCB 52 with a BGA style second levelpackaging using bumps 112. Semiconductor die 58 is electrically connected to conductive signal traces 54 inPCB 52 throughbumps 110,signal lines 114, and bumps 112. A molding compound orencapsulant 116 is deposited over semiconductor die 58 andcarrier 106 to provide physical support and electrical isolation for the device. The flip chip semiconductor device provides a short electrical conduction path from the active devices on semiconductor die 58 to conduction tracks onPCB 52 in order to reduce signal propagation distance, lower capacitance, and improve overall circuit performance. In another embodiment, the semiconductor die 58 can be mechanically and electrically connected directly toPCB 52 using flip chip style first level packaging withoutintermediate carrier 106. -
FIG. 3 a shows asemiconductor wafer 120 with abase substrate material 122, such as silicon, germanium, gallium arsenide, indium phosphide, or silicon carbide, for structural support. A plurality of semiconductor die orcomponents 124 is formed onwafer 120 separated by a non-active, inter-die wafer area or sawstreet 126 as described above.Saw street 126 provides cutting areas tosingulate semiconductor wafer 120 into individual semiconductor die 124. -
FIG. 3 b shows a cross-sectional view of a portion ofsemiconductor wafer 120. Each semiconductor die 124 has aback surface 128 andactive surface 130 containing analog or digital circuits implemented as active devices, passive devices, conductive layers, and dielectric layers formed within the die and electrically interconnected according to the electrical design and function of the die. For example, the circuit may include one or more transistors, diodes, and other circuit elements formed withinactive surface 130 to implement analog circuits or digital circuits, such as digital signal processor (DSP), ASIC, memory, or other signal processing circuit. Semiconductor die 124 may also contain integrated passive devices (IPDs), such as inductors, capacitors, and resistors, for RF signal processing. In one embodiment, semiconductor die 124 is a flip chip type device. - A support carrier or laminated dicing
tape 134 is applied to backsurface 128 ofsemiconductor wafer 120. Laminated dicingtape 134 provides support forsemiconductor wafer 120 during subsequent manufacturing steps and singulation into individual semiconductor die 124. - An electrically
conductive layer 132 is formed overactive surface 130 using PVD, CVD, electrolytic plating, electroless plating process, or other suitable metal deposition process.Conductive layer 132 can be one or more layers of Al, Cu, Sn, Ni, Au, Ag, or other suitable electrically conductive material.Conductive layer 132 operates as contact pads electrically connected to the circuits onactive surface 130. Contactpads 132 can be disposed side-by-side a first distance from the edge of semiconductor die 124, as shown inFIG. 3 b. Alternatively,contact pads 132 can be offset in multiple rows such that a first row of contact pads is disposed a first distance from the edge of the die, and a second row of contact pads alternating with the first row is disposed a second distance from the edge of the die. - In
FIG. 3 c,semiconductor wafer 120 is singulated throughsaw street 126 using a saw blade orlaser cutting tool 136 into individual semiconductor die 124.Lamination dicing tape 134 is removed. -
FIGS. 4 a-4 n illustrate, in relation toFIGS. 1 and 2 a-2 c, a process of forming a reconstituted semiconductor wafer with a larger carrier to achieve more eWLB packages per wafer with an encapsulant deposited under temperature and pressure.FIG. 4 a shows a temporary substrate orcarrier 140 containing sacrificial base material such as silicon, polymer, beryllium oxide, glass, or other suitable low-cost, rigid material for structural support. Alternatively,carrier 140 can be metal, such as nickel, platinum, copper, copper alloys (including one or more elements of nickel, iron, zinc, tin, chromium, silver, and phosphorous), or other suitable rigid material for structural support. An interface layer or double-sided tape 142 is formed overcarrier 140 as a temporary adhesive bonding film, etch-stop layer, or release layer. -
Carrier 140 has a larger diameter and surface area as compared to the diameter and surface area ofsemiconductor wafer 120. In one embodiment,carrier 140 has a surface area that is 10-50% greater than the surface area ofsemiconductor wafer 120. Ifsemiconductor wafer 120 has a diameter of 300 millimeters (mm), thencarrier 140 is made with a diameter of 310-350 mm. In other cases, ifsemiconductor wafer 120 has a diameter of 150 mm, thencarrier 140 is made with a diameter of 180 mm, giving a 44% increase in surface area. Ifsemiconductor wafer 120 has a diameter of 200 mm, thencarrier 140 is made with a diameter of 240 mm, giving a 44% increase in surface area. Ifsemiconductor wafer 120 has a diameter of 450 mm, thencarrier 140 is made with a diameter of 550 mm, giving a 49% increase in surface area. - In
FIG. 4 b, semiconductor die 124 fromFIGS. 3 a-3 c is positioned over and mounted tocarrier 140 using a pick and place operation withactive surface 130 oriented toward the carrier.FIG. 4 c shows semiconductor die 124 mounted tocarrier 140 as reconstitutedsemiconductor wafer 146. The reconstitutedsemiconductor wafer 146 has a diameter and surface area larger than the diameter and surface area ofsemiconductor wafer 120. In one embodiment, reconstitutedsemiconductor wafer 146 has a surface area that is 10-50% greater than the surface area ofsemiconductor wafer 120. The larger surface area ofcarrier 140 and reconstitutedsemiconductor wafer 146 accommodates more semiconductor die 124 and lowers manufacturing cost as more semiconductor die 124 are processed per reconstituted semiconductor wafer. The number of semiconductor die 124 mounted tocarrier 140 is greater than the number of semiconductor die 124 singulated fromsemiconductor wafer 120. In one embodiment, the number of semiconductor die 124 mounted tocarrier 140 is 10-50% more than the number of semiconductor die 124 singulated fromsemiconductor wafer 120. -
FIG. 4 d shows achase mold 150 having anupper mold support 152 andlower mold support 154.Upper mold support 152 has acavity 156 for containing semiconductor die 124 and encapsulant or molding compound.Lower mold support 152 includes a plurality of spring-loaded lifter pins 158. The reconstitutedsemiconductor wafer 146 is placed overlower mold support 154 with the surface ofcarrier 140, opposite semiconductor die 124, contacting spring-loaded lifter pins 158. The spring-loaded lifer pins 158 in a relaxed or non-compressed state maintain a separation by distance D betweencarrier 140 andsurface 160 oflower mold support 154. In one embodiment, the separation distance D is 0.5 mm to avoid initial heat transfer to reconstitutedsemiconductor wafer 146. - In
FIG. 4 e, a volume of encapsulant ormolding compound 162 is deposited over semiconductor die 124 andinterface layer 142 ofcarrier 140.Encapsulant 162 can be a polymer composite material, such as epoxy resin with filler, epoxy acrylate with filler, or polymer with proper filler. The volume ofencapsulant 162 is measured according to the space requirements ofcavity 156 less the area occupied by semiconductor die 124. In one embodiment, the volume ofencapsulant 162 ranges between 20-250 grams for a carrier diameter of 300 mm. - The
upper mold support 152 andlower mold support 154 are brought together under pressure with force F to closechase mold 150 with semiconductor die 124 andencapsulant 162 disposed withincavity 156, as shown inFIG. 4 f. Asinterface layer 142 contacts surface 164 ofupper mold support 152, spring-loaded lifter pins 158 begin to compress. The movement oflower mold support 154 towardsupper mold support 152 continues until opposing surfaces ofinterface layer 142 andcarrier 140contact surface 160 oflower mold support 154 andsurface 164 ofupper mold support 152. Spring-loaded lifter pins 158 are fully compressed under a clamping force F of 50-500 kilo-Newtons (kN) betweenupper mold support 152 andlower mold support 154. - Heat is transferred through
upper mold support 152 andlower mold support 154 to bring encapsulant 162 to a viscous state.Encapsulant 162 is evenly dispersed and uniformly distributed under an elevated temperature withincavity 156 around semiconductor die 124. In one embodiment, the molding temperature ranges from 80-150° C. with a molding time of 250-1000 seconds. The molding cure temperature ranges from 100-180° C. with a molding cure time of 20-120 minutes. The temperature and pressure withinchase mold 150 provides a planar encapsulant coverage with less warpage. The thickness ofencapsulant 162 remains uniform, e.g. less than 5% deviation, across reconstitutedsemiconductor wafer 146. - In another embodiment, continuing from
FIG. 4 d,chase mold 170 has anupper mold support 172 andlower mold support 174, as shown inFIG. 4 g.Upper mold support 172 has a plurality of inlets 176 intocavity 178 for containing semiconductor die 124 and encapsulant or molding compound.Lower mold support 174 includes a plurality of spring-loaded lifter pins 180. The reconstitutedsemiconductor wafer 146 is placed overlower mold support 174 with the lower surface ofcarrier 140 contacting spring-loaded lifter pins 180. The spring-loaded lifer pins 180 in a relaxed or non-compressed state maintain a separation by distance D betweencarrier 140 andsurface 182 oflower mold support 174. In one embodiment, the separation distance D is 0.5 mm to avoid initial heat transfer to reconstitutedsemiconductor wafer 146. - The
upper mold support 172 andlower mold support 174 are brought together under pressure with force F, as shown inFIG. 4 h, to closechase mold 170 with semiconductor die 124 disposed withincavity 178. Asinterface layer 142 contacts surface 184 ofupper mold support 172, spring-loaded lifter pins 180 begin to compress. The movement oflower mold support 174 towardsupper mold support 172 continues until opposing surfaces ofinterface layer 142 andcarrier 140contact surface 182 oflower mold support 174 andsurface 184 ofupper mold support 172. Spring-loaded lifter pins 180 are fully compressed under a clamping force F of 50-500 kN betweenupper mold support 172 andlower mold support 174. - A volume of encapsulant or
molding compound 186 is injected fromdispenser 188 under an elevated temperature and pressure throughinlet 176 a intocavity 178 and over semiconductor die 124 andinterface layer 142 ofcarrier 140.Inlet 176 b can be exhaust port forexcess encapsulant 186.Encapsulant 186 can be a polymer composite material, such as epoxy resin with filler, epoxy acrylate with filler, or polymer with proper filler. The volume ofencapsulant 186 is measured according to the space requirements ofcavity 178 less the area occupied by semiconductor die 124. In one embodiment, the volume ofencapsulant 186 ranges between 20-250 grams for a carrier diameter of 300 mm.Encapsulant 186 is evenly dispersed and uniformly distributed under an elevated temperature withincavity 178 around semiconductor die 124. In one embodiment, the molding temperature ranges from 80-150° C. with a molding time of 250-1000 seconds. The molding cure temperature ranges from 100-180° C. with a molding cure time of 20-120 minutes. The thickness ofencapsulant 186 remains uniform, e.g. less than 5% deviation, across reconstitutedsemiconductor wafer 146. -
FIG. 4 i shows reconstitutedsemiconductor wafer 146 removed from the chase mold. InFIG. 4 j, a portion ofencapsulant 162 is optionally removed bygrinder 190 to planarize the encapsulant withback surface 128 of semiconductor die 124.Encapsulant 162 can also be planarized by an etching process or CMP. -
Carrier 140 andinterface layer 142 are removed by chemical etching, mechanical peeling, CMP, mechanical grinding, thermal bake, UV light, laser scanning, or wet stripping to exposeconductive layer 132 andactive surface 130 of semiconductor die 124 andencapsulant 162.FIG. 4 k shows a plan view of reconstitutedsemiconductor wafer 146 with semiconductor die 124 embedded withinencapsulant 162. -
FIG. 4 l shows a temporary substrate orcarrier 192 containing sacrificial base material such as silicon, polymer, beryllium oxide, or other suitable low-cost, rigid material for structural support. An interface layer or double-sided tape 194 is formed overcarrier 192 as a temporary adhesive bonding film or etch-stop layer. The reconstitutedsemiconductor wafer 146 withencapsulant 162 is mounted tointerface layer 194 overcarrier 192 withactive surface 130 oriented away from the carrier. - In
FIG. 4 m, an insulating orpassivation layer 200 is formed overencapsulant 162,active surface 130, andconductive layer 132 using PVD, CVD, printing, spin coating, spray coating, lamination, sintering or thermal oxidation. The insulatinglayer 200 contains one or more layers of silicon dioxide (SiO2), silicon nitride (Si3N4), silicon oxynitride (SiON), tantalum pentoxide (Ta2O5), aluminum oxide (Al2O3), or other material having similar insulating and structural properties. A portion of insulatinglayer 200 is removed by an etching process through a patterned photoresist layer to exposeconductive layer 132. - An electrically
conductive layer 202 is formed insulatinglayer 200 andconductive layer 132 using a patterning and metal deposition process such as printing, PVD, CVD, sputtering, electrolytic plating, and electroless plating.Conductive layer 202 can be one or more layers of Al, Cu, Sn, Ti, Ni, Au, Ag, or other suitable electrically conductive material. A portion ofconductive layer 202 extends horizontally along insulatinglayer 200 and parallel toactive surface 130 of semiconductor die 124 to laterally redistribute the electrical interconnect toconductive layer 132.Conductive layer 202 operates as a fan-out redistribution layer (RDL) for the electrical signals of semiconductor die 124. A portion ofconductive layer 202 is electrically connected toconductive layer 132. Other portions ofconductive layer 202 are electrically common or electrically isolated depending on the connectivity of semiconductor die 124. - In
FIG. 4 n, an insulating orpassivation layer 204 is formed overinsulating layer 200 andconductive layer 202 using PVD, CVD, printing, spin coating, spray coating, screen printing or lamination. The insulatinglayer 204 can be one or more layers of SiO2, Si3N4, SiON, Ta2O5, Al2O3, or other material having similar insulating and structural properties. A portion of insulatinglayer 204 is removed by an etching process with a patterned photoresist layer to exposeconductive layer 202. - An electrically conductive bump material is deposited over the exposed
conductive layer 202 using an evaporation, electrolytic plating, electroless plating, ball drop, or screen printing process. The bump material can be Al, Sn, Ni, Au, Ag, Pb, Bi, Cu, solder, and combinations thereof, with an optional flux solution. For example, the bump material can be eutectic Sn/Pb, high-lead solder, or lead-free solder. The bump material is bonded toconductive layer 202 using a suitable attachment or bonding process. In one embodiment, the bump material is reflowed by heating the material above its melting point to form balls or bumps 206. In some applications, bumps 206 are reflowed a second time to improve electrical contact toconductive layer 202.Bumps 206 can also be compression bonded toconductive layer 202.Bumps 206 represent one type of interconnect structure that can be formed overconductive layer 202. The interconnect structure can also use stud bump, micro bump, or other electrical interconnect. - The combination of insulating
layers conductive layers 202, and bumps 206 constitute a build-upinterconnect structure 208 formed over semiconductor die 124 andencapsulant 162. Additional insulating layers and RDLs can be formed in build-upinterconnect structure 208 for interconnection to semiconductor die 124. - The reconstituted
semiconductor wafer 146 is singulated throughencapsulant 162 and build-upinterconnect structure 208 with saw blade orlaser cutting tool 210 into individual fan-out embedded wafer level ball grid array (eWLB)package 212.Carrier 192 andinterface layer 194 are removed by chemical etching, mechanical peeling, CMP, mechanical grinding, thermal bake, UV light, laser scanning, or wet stripping. -
FIG. 5 shows the fan-outeWLB 212 after singulation and removal ofcarrier 192 andinterface layer 194.Conductive layer 132 of semiconductor die 124 is electrically connected toconductive layer 202 and bumps 206. The fan-outeWLB 212 is formed from a reconstitutedsemiconductor wafer 146 having a diameter and surface area larger than the diameter and surface area ofsemiconductor wafer 120. In one embodiment, reconstitutedsemiconductor wafer 146 has a surface area that is 10-50% greater than the surface area ofsemiconductor wafer 120. The larger surface area ofcarrier 140 and reconstitutedsemiconductor wafer 146 accommodates more semiconductor die 124 and lowers manufacturing cost as more semiconductor die 124 are processed per reconstituted semiconductor wafer.Encapsulant 162 is formed under temperature and pressure withinchase mold 150 for a planar encapsulant coverage with less warpage. The thickness ofencapsulant 162 remains uniform, e.g. less than 5% deviation, across reconstitutedsemiconductor wafer 146. - In summary,
semiconductor wafer 120 includes a plurality of semiconductor die 124 formed within a surface area of the semiconductor wafer. Semiconductor die 124 are singulated fromsemiconductor wafer 120. Acarrier 140 has a surface area larger than the surface area ofsemiconductor wafer 120. The surface area ofcarrier 140 is 10-50% greater than the surface area ofsemiconductor wafer 120. Semiconductor die 124 are mounted tocarrier 140 to form reconstitutedsemiconductor wafer 146. The number of semiconductor die 124 mounted tocarrier 140 is greater than the number of semiconductor die 124 singulated fromsemiconductor wafer 120. The reconstitutedsemiconductor wafer 146 is disposed withinchase mold 150.Chase mold 150 is closed with semiconductor die 124 disposed withincavity 156 of the chase mold. In one embodiment,upper mold support 152 includescavity 156. Alower mold support 154 has spring-loaded lifter pins 158. The reconstitutedsemiconductor wafer 146 is disposed over spring-loaded lifter pins 158.Encapsulant 162 is deposited over reconstitutedsemiconductor wafer 146.Chase mold 150 is closed so thatlower mold support 154 andupper mold support 152contact carrier 140 under pressure to enclose semiconductor die 124 andencapsulant 162 withincavity 156 of the upper mold support and compress spring-loaded lifter pins 158.Encapsulant 162 is dispersed around semiconductor die 124 withincavity 156 under an elevated temperature and pressure. Alternatively,upper mold support 172 includes inlets 176 andcavity 178.Lower mold support 174 has spring-loaded lifter pins 180. The reconstitutedsemiconductor wafer 146 is disposed over spring-loaded lifter pins 180.Chase mold 170 is closed so thatlower mold support 174 andupper mold support 172contact carrier 140 with semiconductor die 124 disposed withincavity 178 of the upper mold support and compress spring-loaded lifter pins 180.Encapsulant 186 is injected intocavity 180 through inlets 176.Encapsulant 186 is dispersed under an elevated temperature and pressure around semiconductor die 124. The reconstitutedsemiconductor wafer 146 is removed from the chase mold.Encapsulant 162 is planarized to expose aback surface 128 of semiconductor die 124. Aninterconnect structure 208 is formed over reconstitutedsemiconductor wafer 146. Theinterconnect structure 208 includes an insulatinglayer 200 formed over a surface of reconstitutedsemiconductor wafer 146.Conductive layer 202 is formed overinsulating layer 200. The insulatinglayer 204 is formed overinsulating layer 200 andconductive layer 202. -
FIG. 6 shows an embodiment of fan-outeWLB 214 withencapsulant 162 disposed overback surface 128 of semiconductor die 124, i.e. without the optional planarization of the encapsulant shown inFIG. 4 j.Conductive layer 132 of semiconductor die 124 is electrically connected toconductive layer 202 and bumps 206. The fan-outeWLB 214 is formed from a reconstitutedsemiconductor wafer 146 having a diameter and surface area larger than the diameter and surface area ofsemiconductor wafer 120. In one embodiment, reconstitutedsemiconductor wafer 146 has a surface area that is 10-50% greater than the surface area ofsemiconductor wafer 120. The larger surface area ofcarrier 140 and reconstitutedsemiconductor wafer 146 accommodates more semiconductor die 124 and lowers manufacturing cost as more semiconductor die 124 are processed per reconstituted semiconductor wafer.Encapsulant 162 is formed under temperature and pressure withinchase mold 150 for a planar encapsulant coverage with less warpage. The thickness ofencapsulant 162 remains uniform, e.g. less than 5% deviation, across reconstitutedsemiconductor wafer 146. - While one or more embodiments of the present invention have been illustrated in detail, the skilled artisan will appreciate that modifications and adaptations to those embodiments may be made without departing from the scope of the present invention as set forth in the following claims.
Claims (25)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/906,060 US20130256923A1 (en) | 2011-10-06 | 2013-05-30 | Semiconductor Device and Method of Forming Reconstituted Wafer With Larger Carrier to Achieve More EWLB Packages Per Wafer with Encapsulant Deposited Under Temperature and Pressure |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201161544248P | 2011-10-06 | 2011-10-06 | |
US13/295,843 US8513098B2 (en) | 2011-10-06 | 2011-11-14 | Semiconductor device and method of forming reconstituted wafer with larger carrier to achieve more eWLB packages per wafer with encapsulant deposited under temperature and pressure |
US13/906,060 US20130256923A1 (en) | 2011-10-06 | 2013-05-30 | Semiconductor Device and Method of Forming Reconstituted Wafer With Larger Carrier to Achieve More EWLB Packages Per Wafer with Encapsulant Deposited Under Temperature and Pressure |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/295,843 Division US8513098B2 (en) | 2011-10-06 | 2011-11-14 | Semiconductor device and method of forming reconstituted wafer with larger carrier to achieve more eWLB packages per wafer with encapsulant deposited under temperature and pressure |
Publications (1)
Publication Number | Publication Date |
---|---|
US20130256923A1 true US20130256923A1 (en) | 2013-10-03 |
Family
ID=48041567
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/295,843 Active US8513098B2 (en) | 2011-10-06 | 2011-11-14 | Semiconductor device and method of forming reconstituted wafer with larger carrier to achieve more eWLB packages per wafer with encapsulant deposited under temperature and pressure |
US13/906,060 Abandoned US20130256923A1 (en) | 2011-10-06 | 2013-05-30 | Semiconductor Device and Method of Forming Reconstituted Wafer With Larger Carrier to Achieve More EWLB Packages Per Wafer with Encapsulant Deposited Under Temperature and Pressure |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/295,843 Active US8513098B2 (en) | 2011-10-06 | 2011-11-14 | Semiconductor device and method of forming reconstituted wafer with larger carrier to achieve more eWLB packages per wafer with encapsulant deposited under temperature and pressure |
Country Status (1)
Country | Link |
---|---|
US (2) | US8513098B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140197551A1 (en) * | 2013-01-14 | 2014-07-17 | Infineon Technologies Ag | Method for Fabricating a Semiconductor Chip Panel |
CN105097680A (en) * | 2014-05-16 | 2015-11-25 | 飞思卡尔半导体公司 | Protective packaging for integrated circuit device |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9620413B2 (en) | 2012-10-02 | 2017-04-11 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of using a standardized carrier in semiconductor packaging |
US9496195B2 (en) | 2012-10-02 | 2016-11-15 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of depositing encapsulant along sides and surface edge of semiconductor die in embedded WLCSP |
US9704824B2 (en) | 2013-01-03 | 2017-07-11 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming embedded wafer level chip scale packages |
US9721862B2 (en) | 2013-01-03 | 2017-08-01 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of using a standardized carrier to form embedded wafer level chip scale packages |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5874324A (en) * | 1996-03-14 | 1999-02-23 | Towa Corporation | Method of sealing electronic component with molded resin |
US20060292753A1 (en) * | 2005-06-27 | 2006-12-28 | Yoshimi Takahashi | Semiconductor Device and Method of Manufacturing a Semiconductor Device |
US20100078822A1 (en) * | 2008-09-30 | 2010-04-01 | Michael Bauer | Electronic Device and Method of Manufacturing Same |
US20100273296A1 (en) * | 2007-10-12 | 2010-10-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermally Enhanced Wafer Level Package |
US20110049694A1 (en) * | 2009-08-26 | 2011-03-03 | Qualcomm Incorporated | Semiconductor Wafer-To-Wafer Bonding For Dissimilar Semiconductor Dies And/Or Wafers |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3258764B2 (en) | 1993-06-01 | 2002-02-18 | 三菱電機株式会社 | Method for manufacturing resin-encapsulated semiconductor device, external lead-out electrode and method for manufacturing the same |
JPH1140520A (en) | 1997-07-23 | 1999-02-12 | Toshiba Corp | Method of dividing wafer and manufacture of semiconductor device |
DE10156386B4 (en) | 2001-11-16 | 2007-08-09 | Infineon Technologies Ag | Method for producing a semiconductor chip |
DE10250621B4 (en) | 2002-10-30 | 2004-09-02 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | A method of producing encapsulated chips and generating a stack of the encapsulated chips |
DE102006017116B4 (en) * | 2006-04-10 | 2013-11-28 | Infineon Technologies Ag | Device and method for producing an article by means of molding technique, in particular by means of a transfer molding process |
US7579215B2 (en) * | 2007-03-30 | 2009-08-25 | Motorola, Inc. | Method for fabricating a low cost integrated circuit (IC) package |
US7915089B2 (en) * | 2007-04-10 | 2011-03-29 | Infineon Technologies Ag | Encapsulation method |
US7759163B2 (en) * | 2008-04-18 | 2010-07-20 | Infineon Technologies Ag | Semiconductor module |
-
2011
- 2011-11-14 US US13/295,843 patent/US8513098B2/en active Active
-
2013
- 2013-05-30 US US13/906,060 patent/US20130256923A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5874324A (en) * | 1996-03-14 | 1999-02-23 | Towa Corporation | Method of sealing electronic component with molded resin |
US20060292753A1 (en) * | 2005-06-27 | 2006-12-28 | Yoshimi Takahashi | Semiconductor Device and Method of Manufacturing a Semiconductor Device |
US20100273296A1 (en) * | 2007-10-12 | 2010-10-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermally Enhanced Wafer Level Package |
US20100078822A1 (en) * | 2008-09-30 | 2010-04-01 | Michael Bauer | Electronic Device and Method of Manufacturing Same |
US20110049694A1 (en) * | 2009-08-26 | 2011-03-03 | Qualcomm Incorporated | Semiconductor Wafer-To-Wafer Bonding For Dissimilar Semiconductor Dies And/Or Wafers |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140197551A1 (en) * | 2013-01-14 | 2014-07-17 | Infineon Technologies Ag | Method for Fabricating a Semiconductor Chip Panel |
US9455160B2 (en) * | 2013-01-14 | 2016-09-27 | Infineon Technologies Ag | Method for fabricating a semiconductor chip panel |
US9953846B2 (en) | 2013-01-14 | 2018-04-24 | Infineon Technologies Ag | Method for fabricating a semiconductor chip panel |
US10483133B2 (en) | 2013-01-14 | 2019-11-19 | Infineon Technologies Ag | Method for fabricating a semiconductor chip panel |
CN105097680A (en) * | 2014-05-16 | 2015-11-25 | 飞思卡尔半导体公司 | Protective packaging for integrated circuit device |
Also Published As
Publication number | Publication date |
---|---|
US20130087931A1 (en) | 2013-04-11 |
US8513098B2 (en) | 2013-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8994184B2 (en) | Semiconductor device and method of forming interposer and opposing build-up interconnect structure with connecting conductive TMV for electrical interconnect of FO-WLCSP | |
US8921161B2 (en) | Semiconductor device and method of forming EWLB package containing stacked semiconductor die electrically connected through conductive vias formed in encapsulant around die | |
US8383457B2 (en) | Semiconductor device and method of forming interposer frame over semiconductor die to provide vertical interconnect | |
US9754858B2 (en) | Semiconductor device and method of forming TSV semiconductor wafer with embedded semiconductor die | |
US8993377B2 (en) | Semiconductor device and method of bonding different size semiconductor die at the wafer level | |
US8895440B2 (en) | Semiconductor die and method of forming Fo-WLCSP vertical interconnect using TSV and TMV | |
US9153476B2 (en) | Semiconductor device and method of forming prefabricated multi-die leadframe for electrical interconnect of stacked semiconductor die | |
US8183095B2 (en) | Semiconductor device and method of forming sacrificial protective layer to protect semiconductor die edge during singulation | |
US9312218B2 (en) | Semiconductor device and method of forming leadframe with conductive bodies for vertical electrical interconnect of semiconductor die | |
US9620455B2 (en) | Semiconductor device and method of forming anisotropic conductive film between semiconductor die and build-up interconnect structure | |
US20160276239A1 (en) | Semiconductor Device and Method of Forming Stacked Vias Within Interconnect Structure for FO-WLCSP | |
US9171769B2 (en) | Semiconductor device and method of forming openings through encapsulant to reduce warpage and stress on semiconductor package | |
US10916482B2 (en) | Semiconductor device and method of forming reconstituted wafer with larger carrier to achieve more EWLB packages per wafer with encapsulant deposited under temperature and pressure | |
US10388584B2 (en) | Semiconductor device and method of forming Fo-WLCSP with recessed interconnect area in peripheral region of semiconductor die | |
US20130026654A1 (en) | Semiconductor Device and Method of Forming Vertical Interconnect in FO-WLCSP Using Leadframe Disposed Between Semiconductor Die | |
US11127666B2 (en) | Semiconductor device and method of forming openings through insulating layer over encapsulant for enhanced adhesion of interconnect structure | |
US8513098B2 (en) | Semiconductor device and method of forming reconstituted wafer with larger carrier to achieve more eWLB packages per wafer with encapsulant deposited under temperature and pressure | |
US20120241915A1 (en) | Semiconductor Device and Method of Forming Leadframe With Notched Fingers for Stacking Semiconductor Die | |
USRE48111E1 (en) | Semiconductor device and method of forming interposer frame over semiconductor die to provide vertical interconnect |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT, HONG KONG Free format text: SECURITY INTEREST;ASSIGNORS:STATS CHIPPAC, INC.;STATS CHIPPAC LTD.;REEL/FRAME:036288/0748 Effective date: 20150806 Owner name: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY Free format text: SECURITY INTEREST;ASSIGNORS:STATS CHIPPAC, INC.;STATS CHIPPAC LTD.;REEL/FRAME:036288/0748 Effective date: 20150806 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: STATS CHIPPAC PTE. LTE., SINGAPORE Free format text: CHANGE OF NAME;ASSIGNOR:STATS CHIPPAC LTD.;REEL/FRAME:038378/0391 Effective date: 20160329 |
|
AS | Assignment |
Owner name: STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD., SINGAPORE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT;REEL/FRAME:052963/0546 Effective date: 20190503 Owner name: STATS CHIPPAC, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT;REEL/FRAME:052963/0546 Effective date: 20190503 |
|
AS | Assignment |
Owner name: STATS CHIPPAC PTE. LTD., SINGAPORE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE. " TO STATS CHIPPAC PTE. LTD." PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0391. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:STATS CHIPPAC LTD.;REEL/FRAME:064809/0877 Effective date: 20160329 |