US20130256777A1 - Three dimensional floating gate nand memory - Google Patents
Three dimensional floating gate nand memory Download PDFInfo
- Publication number
- US20130256777A1 US20130256777A1 US13/434,994 US201213434994A US2013256777A1 US 20130256777 A1 US20130256777 A1 US 20130256777A1 US 201213434994 A US201213434994 A US 201213434994A US 2013256777 A1 US2013256777 A1 US 2013256777A1
- Authority
- US
- United States
- Prior art keywords
- memory
- insulator
- memory cells
- floating gate
- vertical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000012212 insulator Substances 0.000 claims abstract description 63
- 239000000463 material Substances 0.000 claims description 57
- 239000011800 void material Substances 0.000 claims description 48
- 238000002955 isolation Methods 0.000 claims description 46
- 239000011810 insulating material Substances 0.000 claims description 36
- 238000000151 deposition Methods 0.000 claims description 34
- 238000000034 method Methods 0.000 claims description 27
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 18
- 238000005530 etching Methods 0.000 claims description 15
- 230000008021 deposition Effects 0.000 claims description 14
- 229920005591 polysilicon Polymers 0.000 claims description 14
- 239000003989 dielectric material Substances 0.000 claims description 8
- 229910002601 GaN Inorganic materials 0.000 claims description 7
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 6
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 5
- 150000004767 nitrides Chemical class 0.000 claims description 5
- 230000005641 tunneling Effects 0.000 claims description 5
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 3
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 claims description 3
- 229910052738 indium Inorganic materials 0.000 claims description 3
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 3
- 238000004519 manufacturing process Methods 0.000 claims description 3
- 229910052751 metal Inorganic materials 0.000 claims description 3
- 239000002184 metal Substances 0.000 claims description 3
- FAQYAMRNWDIXMY-UHFFFAOYSA-N trichloroborane Chemical compound ClB(Cl)Cl FAQYAMRNWDIXMY-UHFFFAOYSA-N 0.000 claims description 3
- 238000003486 chemical etching Methods 0.000 claims description 2
- 229910015844 BCl3 Inorganic materials 0.000 claims 1
- 238000003491 array Methods 0.000 abstract description 18
- 238000000231 atomic layer deposition Methods 0.000 description 18
- 238000005240 physical vapour deposition Methods 0.000 description 17
- 238000005229 chemical vapour deposition Methods 0.000 description 14
- 230000006870 function Effects 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 6
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 6
- -1 Al2O3 Chemical compound 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 4
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 4
- 239000000395 magnesium oxide Substances 0.000 description 4
- ZKATWMILCYLAPD-UHFFFAOYSA-N niobium pentoxide Chemical compound O=[Nb](=O)O[Nb](=O)=O ZKATWMILCYLAPD-UHFFFAOYSA-N 0.000 description 4
- WOCIAKWEIIZHES-UHFFFAOYSA-N ruthenium(iv) oxide Chemical compound O=[Ru]=O WOCIAKWEIIZHES-UHFFFAOYSA-N 0.000 description 4
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 description 4
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- 239000001301 oxygen Substances 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 229910011255 B2O3 Inorganic materials 0.000 description 2
- 229910018503 SF6 Inorganic materials 0.000 description 2
- 229910006990 Si1-xGex Inorganic materials 0.000 description 2
- 229910007020 Si1−xGex Inorganic materials 0.000 description 2
- 229910020776 SixNy Inorganic materials 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 229910021541 Vanadium(III) oxide Inorganic materials 0.000 description 2
- GHPGOEFPKIHBNM-UHFFFAOYSA-N antimony(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[Sb+3].[Sb+3] GHPGOEFPKIHBNM-UHFFFAOYSA-N 0.000 description 2
- CETPSERCERDGAM-UHFFFAOYSA-N ceric oxide Chemical compound O=[Ce]=O CETPSERCERDGAM-UHFFFAOYSA-N 0.000 description 2
- 229910000422 cerium(IV) oxide Inorganic materials 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 239000012777 electrically insulating material Substances 0.000 description 2
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 2
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 description 2
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum oxide Inorganic materials [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 2
- YADSGOSSYOOKMP-UHFFFAOYSA-N lead dioxide Inorganic materials O=[Pb]=O YADSGOSSYOOKMP-UHFFFAOYSA-N 0.000 description 2
- YEXPOXQUZXUXJW-UHFFFAOYSA-N lead(II) oxide Inorganic materials [Pb]=O YEXPOXQUZXUXJW-UHFFFAOYSA-N 0.000 description 2
- XMFOQHDPRMAJNU-UHFFFAOYSA-N lead(II,IV) oxide Inorganic materials O1[Pb]O[Pb]11O[Pb]O1 XMFOQHDPRMAJNU-UHFFFAOYSA-N 0.000 description 2
- AXZKOIWUVFPNLO-UHFFFAOYSA-N magnesium;oxygen(2-) Chemical compound [O-2].[Mg+2] AXZKOIWUVFPNLO-UHFFFAOYSA-N 0.000 description 2
- KTUFCUMIWABKDW-UHFFFAOYSA-N oxo(oxolanthaniooxy)lanthanum Chemical compound O=[La]O[La]=O KTUFCUMIWABKDW-UHFFFAOYSA-N 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- IATRAKWUXMZMIY-UHFFFAOYSA-N strontium oxide Inorganic materials [O-2].[Sr+2] IATRAKWUXMZMIY-UHFFFAOYSA-N 0.000 description 2
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 2
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 description 2
- VEXZGXHMUGYJMC-UHFFFAOYSA-M Chloride anion Chemical compound [Cl-] VEXZGXHMUGYJMC-UHFFFAOYSA-M 0.000 description 1
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- WRQGPGZATPOHHX-UHFFFAOYSA-N ethyl 2-oxohexanoate Chemical compound CCCCC(=O)C(=O)OCC WRQGPGZATPOHHX-UHFFFAOYSA-N 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- SFZCNBIFKDRMGX-UHFFFAOYSA-N sulfur hexafluoride Chemical compound FS(F)(F)(F)(F)F SFZCNBIFKDRMGX-UHFFFAOYSA-N 0.000 description 1
- 229960000909 sulfur hexafluoride Drugs 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7889—Vertical transistors, i.e. transistors having source and drain not in the same horizontal plane
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/10—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
Definitions
- NAND flash memory is thought to offer the promise of lower costs and larger capacity than other flash memory types. In order to appreciate those advantages, it is thought that three dimensional NAND memory structures will have to be utilized.
- memory arrays that include a first memory cell having a channel; a first insulator; a floating gate; a second insulator; and a control gate, wherein the first insulator is positioned between the channel and the floating gate, the second insulator is positioned between the floating gate and the control gate; and a second memory cell having a channel; a first insulator; a floating gate; a second insulator; and a control gate, wherein the first insulator is positioned between the channel and the floating gate, the second insulator is positioned between the floating gate and the control gate, wherein the first memory cell and the second memory cell are positioned parallel to each other.
- memory arrays that can include at least two vertical stacks of memory cells, each vertical stack including at least two memory cells, the at least two memory cells positioned along a first axis, and each memory cell including a channel; a first insulator; a floating gate; a second insulator; and a control gate wherein the first insulator is positioned between the control gate and the floating gate, the second insulator is positioned between the floating gate and the channel, and the control gate, the first insulator, the floating gate, the second insulator and the channel are positioned along a second axis, wherein the first axis and the second axis are perpendicular to each other; and at least one vertical isolation structure positioned between the first and the second memory cell; and at least one horizontal isolation structure, wherein the at least one horizontal isolation structure isolates a first vertical stack of memory cells from a second vertical stack of memory cells.
- methods of making a memory array can include steps of depositing a bilayer stack of alternating insulating material and floating gate material; etching a first void in the stack; depositing a first insulating material on at least the walls of the first void forming a second void; depositing channel material in the second void; etching a third void in the stack, the third void being substantially circular and surrounding the channel material; selectively etching portions of the polysilicon layers adjacent the third void forming fourth voids, wherein the fourth voids are generally orthogonal to each other; depositing a second insulating material on the surfaces of the fourth voids; depositing control gate material on the second insulating material forming a sixth void; and depositing isolating material in the sixth void.
- FIG. 1 is a cross sectional view of an exemplary memory cell as disclosed herein.
- FIG. 2 is a cross sectional view of two exemplary memory cells as disclosed herein.
- FIG. 3 is a cross sectional view of two exemplary memory cells configured with a vertical isolation structure as disclosed herein.
- FIG. 4 is a cross sectional view of two exemplary memory cells with shared structures as disclosed herein.
- FIG. 5 is a cross sectional view of two exemplary memory cells configured with both a vertical isolation structure and a horizontal isolation structure disclosed herein.
- FIG. 6 is a cross sectional view of an exemplary memory array that includes two vertical stacks of memory arrays as disclosed herein.
- FIG. 7 is a cross sectional view of an exemplary memory array that includes two rows of memory arrays as disclosed herein.
- FIG. 8 is a top down view of an exemplary memory array that includes four off set rows of memory arrays as disclosed herein.
- FIGS. 9A-9H and 9 J are cross sectional views of an article at various stages in an exemplary method of making
- “Include,” “including,” or like terms means encompassing but not limited to, that is, including and not exclusive. It should be noted that “top” and “bottom” (or other terms like “upper” and “lower”) are utilized strictly for relative descriptions and do not imply any overall orientation of the article in which the described element is located.
- memory arrays that include at least two memory cells.
- memory arrays may include a plurality of memory cells.
- Each memory cell in a memory array can include a channel, a first insulator, a floating gate, a second insulator, and a control gate.
- An exemplary memory cell is depicted in FIG. 1 .
- the memory cell 100 in FIG. 1 includes a channel 105 , a first insulator 110 , a floating gate 115 , a second insulator 120 , and a control gate 125 .
- the first insulator 110 is positioned between the channel 105 and the floating gate 115 and functions to electrically insulate the channel 105 from the floating gate 115 .
- the second insulator 120 is positioned between the floating gate 115 and the control gate 125 and functions to electrically insulate the floating gate 115 from the control gate 125 .
- the channel 105 can be formed from a substrate that includes spaced apart localized doped regions 107 .
- One of the doped regions 107 can be doped positively or negatively, and can be referred to as the source or the drain.
- the channel 105 can be made of polysilicon (which can also be referred to as polycrystalline silicon or poly-Si), silicon germanium (SiGe, or Si 1-x Ge x ), gallium nitride (GaN), indium gallium nitride (In x Ga 1-x N), or aluminum gallium nitride (Al x Ga 1-x N) for example.
- the first insulator 110 can be formed of a tunneling oxide material.
- Exemplary tunneling oxide materials include magnesium oxide (amorphous, crystalline, or combinations thereof) alumina (Al 2 O 3 ), silicon oxide (SiO 2 or SiO x ), high-k dielectric materials, or combinations thereof.
- the second insulator 120 can be formed from a multilayer structure of an oxide/nitride/oxide (referred to herein as “ONO”), or a high-k dielectric material.
- Exemplary high-k dielectric materials can include HfO 2 , Z r O 2 , Ta 2 O 5 , Y 2 O 3 , Nb 2 O 5 , Al 2 O 3 , TiO 2 , CeO 2 , In 2 O 3 , RuO 2 , MgO, SrO, B 2 O 3 , SnO 2 , PbO, PbO 2 , Pb3O4, V 2 O 3 , La 2 O 3 , Pr 2 O 3 , Sb 2 O 3 , Sb 3 O 5 , and CaO.
- the second insulator 120 can be made of a multilayer structure of an oxide/nitride/oxide.
- the first insulator 110 and the second insulator 120 are not the same thickness.
- the first insulator 110 can have a thickness from 20 ⁇ to 300 ⁇ , or from 50 ⁇ to 200 ⁇ , or from 60 ⁇ to 80 ⁇ .
- the second insulator 120 can have a thickness from 50 ⁇ to 400 ⁇ , from 100 ⁇ to 300 ⁇ , from 150 ⁇ to 250 ⁇ , or in an embodiment about 200 ⁇ .
- the floating gate 115 can be formed of polysilicon, for example.
- the control gate 125 can be made of polysilicon, or a metal. In some embodiments the floating gate 115 and the control gate 125 are not the same thickness. Generally, the floating gate 115 and the control gate 125 can independently have thicknesses from 10 nm to 100 nm, or from 20 nm to 60 nm.
- each memory cell operates as a modified n-channel metal oxide semiconductor field effect transistor (MOSFET).
- MOSFET metal oxide semiconductor field effect transistor
- Application of a suitable gate voltage to the floating gate 115 establishes a conductive channel through the channel 105 between the adjacent doped regions 107 , thereby generating a drain-to-source conductivity path.
- a write current through the channel 105 results in the passage of charge through the first insulator 110 to the floating gate 115 .
- the presence of accumulated charge on the floating gate 115 serves to alter the requisite threshold voltage (V T ) that needs to be applied to the control gate 125 to establish conductivity through the channel.
- V T threshold voltage
- the memory cell 100 can store different programmed values in relation to different amounts of accumulated (or stored) charge on the floating gate 115 .
- Increased amounts of charge can be successively added to the floating gate 115 during subsequent write operations.
- a separate erase operation is required to remove the accumulated (or stored) charge from the floating gate 115 and return the floating gate 115 to an uncharged state.
- An erase operation can be carried out on an entire block of memory cells at the same time.
- a memory array can have at least two memory cells, or a plurality of memory cells.
- An exemplary memory array can include a first and a second memory cell, such as those described above. The first and second memory cell can be positioned parallel to each other. The first and second memory cell can also be described as being positioned along a first axis, where the components of the individual memory cells are positioned along a second axis, with the first axis being perpendicular to the second axis.
- An exemplary memory array 200 is depicted in FIG. 2 , where the first memory cell 201 is positioned parallel to the second memory cell 202 .
- the first memory cell 201 may be positioned above the second memory cell 202 , such as is depicted in FIG. 2 , or it may be positioned next to the second memory cell (not depicted herein), so that the first memory cell and the second memory cell are positioned in the same horizontal plane (in such an embodiment, the two memory cells are positioned in the same axis as the individual components of the individual memory cells). In some embodiments, a plurality of memory cells positioned along a first axis may be connected in series.
- a memory array can also include a vertical isolation structure.
- a vertical isolation structure can function to electrically insulate a first memory cell from another vertically adjacent memory cell, for example a vertical isolation structure can function to electrically insulate a first memory cell from a second memory cell that is positioned above (or below) the first memory cell.
- An exemplary memory array 300 that includes a vertical isolation structure 330 is depicted in FIG. 3 .
- Vertical isolation structures can be made of any electrically insulating material. Exemplary materials can include for example silica (SiO 2 ), alumina (Al 2 O 3 ), and silicon nitride (Si 3 N 4 or Si x N y ).
- Exemplary memory arrays can also include a plurality of memory cells positioned along a first axis (as described above), with a plurality of vertical isolation structures positioned between the individual memory cells.
- different memory cells within a memory array can share structures, or can each utilize a single block of material as a component of the memory cell.
- An exemplary memory array 400 that includes one or more shared structures is depicted in FIG. 4 , for the sake of convenience; similar structures are numbered similarly to previous figures.
- first and second memory cells can utilize a single structure, which can be referred to as a shared structure or in this embodiment a shared channel as the channel. This is depicted in FIG. 4 as the shared channel 405 .
- various portions of the shared channel 405 can be positively and negatively doped in order to form doped regions as appropriate for both the first and second memory cells.
- a shared channel such as that depicted in FIG.
- the memory array 400 depicted in FIG. 4 also includes a second shared structure, a shared first insulator 410 .
- a shared first insulator can be made of the same materials as the individual first insulators discussed above.
- a shared first insulator can be utilized by more than two memory cells.
- the use of shared structures in memory arrays can increase the efficiency, ease, and/or cost of manufacturing memory arrays such as those described herein.
- Disclosed memory arrays can also include horizontal isolation structures.
- horizontal isolation structures can function to electrically insulate one memory cell from another horizontally adjacent memory cells, for example a horizontal isolation structure can function to electrically insulate a first memory cell from another memory cell that is next to, but not above or below the first memory cell.
- An exemplary memory array 500 that includes a horizontal isolation structure 535 is depicted in FIG. 5 .
- Horizontal isolation structures can be made of any electrically insulating material. Exemplary materials can include for example silica (SiO 2 ), alumina (Al 2 O 3 ), and silicon nitride (Si 3 N 4 or Si x N y ).
- Exemplary memory arrays can also include a plurality of memory cells positioned along a second axis (as described above), with a plurality of horizontal isolation structures positioned between the memory cells.
- the exemplary memory array 600 includes a first memory cell 601 , a second memory cell 602 , a third memory cell 603 , and a fourth memory cell 604 .
- the first and second memory cells 601 and 602 are positioned as was described with respect to FIG. 3 .
- the third memory cell 603 can be positioned adjacent the first memory cell 601 along the second axis (i.e., horizontal) and the fourth memory cell 604 can be positioned adjacent the second memory cell 602 along the second axis.
- first, second, third, and fourth is for convenience only and should not be considered to limit the scope of this disclosure.
- the third 603 and fourth 604 memory cells are positioned adjacent each other with one being above the other (in the illustrated embodiment, with the fourth memory cell 604 being above the third memory cell 603 ).
- the control gates 625 c and 625 d of the third 603 and fourth 604 memory cells are positioned adjacent the horizontal isolation structure 635 . Stated another way, the orientation of the third memory cell 603 is opposite that of the first memory cell 601 and the orientation of the fourth memory cell 604 is opposite that of the second memory cell 602 .
- the horizontal isolation structure 635 isolates the first 601 and third 603 memory cells from each other and the second 602 and fourth 604 memory cells from each other.
- the first vertical isolation structure 630 a isolates the first memory cell 601 from the second memory cell 602 ; and the second vertical isolation structure 630 b isolates the third memory cell 603 from the fourth memory cell 604 .
- the horizontal isolation structure 635 , the first vertical isolation structure 630 a, and the second vertical isolation structure 630 b are depicted as separate structures, they can be made of the same materials and/or be a single structure. However, the three structures can also be separate structures that are made of the same or different materials.
- the first and second memory cells 601 and 602 can be referred to as a vertical stack 650 .
- a vertical stack can have more than two memory cells.
- a vertical stack 650 can also include one or more vertical isolation structures, for example vertical isolation structure 630 a.
- the memory array 600 also includes a second vertical stack 651 .
- the second vertical stack 651 includes the third and fourth memory cells 603 and 604 , and can also include the vertical isolation structure 630 b.
- a memory array that includes at least two vertical stacks, such as first and second vertical stack 650 and 651 can also include a horizontal isolation structure, such as horizontal isolation structure 635 .
- the horizontal isolation structure 635 can be described as isolating, for example electrically isolation or insulating, the first vertical stack from the second vertical stack.
- the at least two memory cells within a first vertical stack can be connected in series and the at least two memory cells within the second vertical stack can be connected in series.
- the memory cells within a first vertical stack 650 can have a configuration that is opposite that of the memory cells within a second vertical stack 651 .
- both the control gates 625 c and 625 d of the third 603 and fourth 604 memory cells (which are part of the second vertical stack 651 ) and the control gates 625 a and 625 b of the first 601 and second 602 memory cells (which are part of the first vertical stack 650 ) are positioned adjacent the horizontal isolation structure 635 . Stated another way, the orientation of the third memory cell 603 is opposite that of the first memory cell 601 and the orientation of the fourth memory cell 604 is opposite that of the second memory cell 602 .
- portions of the memory cells can be shared in a single vertical stack.
- the memory cells within the first vertical stack could utilize a shared channel, a shared first insulator, or both.
- the memory cells within the second stack could utilize a shared channel, a shared first insulator, or both.
- First and second (and optionally further) vertical stacks can be formed from a single stack of bilayer films
- FIG. 6 Further memory cells can be added to the region above and/or below the memory cells depicted in FIG. 6 .
- the memory array 600 (or a memory array that includes additional memory cells above and/or below those depicted in FIG. 6 ) can be duplicated horizontally adjacent to the memory array depicted in FIG. 6 .
- Such a memory array could be described as having x number of memory cells in a first axis (for example the vertical axis) and y number of memory cells in a second axis (for example the horizontal axis). The total number of memory cells in such an array would be x ⁇ y.
- FIG. 7 depicts another exemplary memory array.
- This exemplary memory array 700 includes a first row 701 and a second row 702 .
- a row, as seen in FIG. 7 can include at least a horizontal isolation structure 735 , a first vertical stack 750 , and a second vertical stack 751 .
- Both the first vertical stack 750 and the second vertical stack 751 utilize a shared channel and a shared first insulator as can be seen in FIG. 7 .
- FIG. 8 depicts a top down view of an exemplary embodiment of a memory array.
- the memory array 800 includes a first row 861 , a second row 862 , a third row 863 , and a fourth row 864 .
- Each row includes (in the depicted embodiment) a first vertical stack (exemplified by first vertical stack 851 of the first row 861 ), a second vertical stack (exemplified by the second vertical stack 852 of the first row 861 ), a third vertical stack (exemplified by the third vertical stack 853 of the first row 861 ) and a horizontal isolation structure (exemplified by the horizontal isolation structure 835 ).
- the first vertical stack 851 includes a channel 805 , a first insulator 810 (represented by the solid line), a floating gate 815 , a second insulator 820 (represented by the solid line) and a control gate 825 .
- each of the rows 861 , 862 , 863 , and 864 are configured so that the vertical stacks of each adjacent row are offset from one another. This can function to minimize the amount of area taken up by the overall memory array to thereby achieve smaller sizes.
- An exemplary method includes a first step of forming, depositing or obtaining a stack.
- the stack generally includes alternating layers of insulating material and floating gate material.
- the stack can also be described as a bilayer stack of alternating insulating material (for example silica (SiO 2 ), or alumina (Al 2 O 3 )) and floating gate material (for example polysilicon).
- An exemplary beginning stack 901 is depicted in FIG. 9A and can include alternating layers of insulating material 903 and floating gate material 905 .
- the number of floating gate material 905 layers in the beginning stack 901 can be chosen based on the desired number of memory cells in a single vertical stack; as each floating gate material layer 905 ultimately defines a single memory cell in a vertical stack.
- Deposition of the beginning stack 901 can be accomplished using methods such as physical vapor deposition (PVD), chemical vapor deposition (PVD), or atomic layer deposition (ALD).
- the beginning stack can be formed using a low pressure(LP) CVD method.
- the next step in an exemplary method includes forming a first void in the stack.
- FIG. 9B shows the stack 909 after the first void 907 has been formed in the stack.
- the first void 907 can have dimensions from 10 nm to 100 nm; or in some embodiments from 10 nm to 50 nm.
- the step of forming a first void can generally be accomplished by etching, for example by using methods such as dry etch or wet etch processes.
- the first void can be formed using a dry etch method with low selectivity for oxide and poly silicon.
- FIG. 9C shows the stack 911 after the second void 913 has been formed via deposition of the first insulating material 915 .
- the first insulating material can be deposited on only the walls of the first void, or on the walls of the first void and other surfaces (such as the bottom of the first void and/or the top surface of the stack 909 ). In some embodiments where the first insulating material is deposited on surfaces other than the walls of the first void, additional processing steps may be undertaken to remove the first insulating material on other surfaces.
- the first insulating material 915 can generally include tunneling oxide materials.
- Exemplary tunneling oxide materials include magnesium oxide (amorphous, crystalline, or combinations thereof) and alumina (Al 2 O 3 ) for example.
- the first insulating material can be deposited using methods such as physical vapor deposition (PVD), chemical vapor deposition (PVD), or atomic layer deposition (ALD) using a chemical source containing silicon and oxygen for example.
- PVD physical vapor deposition
- PVD chemical vapor deposition
- ALD atomic layer deposition
- An exemplary method for depositing the first insulating material can utilize high temperature CVD with tetra-ethyl-ortho-silicate (TEOS) as a silicon and oxygen source for example.
- TEOS tetra-ethyl-ortho-silicate
- the next step includes deposition of channel material in the second void.
- FIG. 9D shows the stack 917 after deposition of the channel material 919 .
- the channel material can include polysilicon (which can also be referred to as polycrystalline silicon or poly-Si), silicon germanium (SiGe, or Si 1-x Ge x ), gallium nitride (GaN), indium gallium nitride (In x Ga 1-x N), or aluminum gallium nitride (Al x Ga 1-x N) for example.
- the channel material can be deposited using methods such as physical vapor deposition (PVD), chemical vapor deposition (PVD), or atomic layer deposition (ALD).
- the channel material can be deposited using atomic layer deposition (ALD) by co-depositing the desired components.
- ALD atomic layer deposition
- CMP chemical mechanical polishing
- the next step is to deposit the second insulating material on at least some of the surfaces of the fourth voids.
- the second insulating material can be deposited on substantially all surfaces of the fourth voids forming second insulating material layers 931 .
- FIG. 9G shows the stack 929 after formation of the second insulating material layers 931 within the fourth voids 927 .
- This step can also be characterized as forming fifth voids.
- the fifth voids are designated collectively in FIG. 9G as 933 .
- the fifth voids 933 can be characterized as being orthogonal to each other, or in some embodiments parallel.
- the second insulating material layers 931 can have dimensions from 5 nm to 100 nm.
- the second insulating material a multilayer structure of an oxide/nitride/oxide (referred to herein as “ONO”), or a high-k dielectric material.
- exemplary high-k dielectric materials can include HfO 2 , Z r O 2 , Ta 2 O 5 , Y 2 O 3 , Nb 2 O 5 , Al 2 O 3 , TiO 2 , CeO 2 , In 2 O 3 , RuO 2 , MgO, SrO, B 2 O 3 , SnO 2 , PbO, PbO 2 , Pb3O4, V 2 O 3 , La 2 O 3 , Pr 2 O 3 , Sb 2 O 3 , Sb 3 O 5 , and CaO.
- the second insulating material can be a multilayer structure of an oxide/nitride/oxide.
- the step of depositing the second insulating material in some embodiments where the second insulating material is a multilayer structure can generally be accomplished, for example by using methods such as physical vapor deposition (PVD), chemical vapor deposition (CVD), or atomic layer deposition (ALD). In some embodiments, where the second insulating material is a multilayer structure, it can be deposited using dielectric deposition.
- the step of depositing the second insulating material in embodiments where the second insulating material is a high-k dielectric material can generally be accomplished, for example by using methods such as physical vapor deposition (PVD), chemical vapor deposition (CVD), or atomic layer deposition (ALD).
- the third void (described first in FIG. 9E is once again present.
- the void remaining after deposition of the control gate material can have substantially about (i.e., within about 10% or less) the same dimensions as the third void 923 that was formed in the step depicted in connection with FIG. 9E .
- This void, the sixth void is depicted as sixth void 923 b.
- the next step is to deposit isolating material within the sixth void 923 b.
- vertical etching can take place between deposition of the control gate material and deposition of the isolating material in order to remove excess control gate material in the sixth void 923 b.
- the isolating material can generally be any electrically insulating or electrically isolating material. Exemplary materials can include for example silica (SiO 2 ), and alumina (Al 2 O 3 ).
- the step of depositing the isolating material can generally be accomplished, for example by using methods such as physical vapor deposition (PVD), chemical vapor deposition (CVD), or atomic layer deposition (ALD). In some embodiments, the isolating material can be deposited using CVD for example.
- Memory cells and memory arrays as disclosed herein utilize the floating gates as the charge storage node.
- Such a memory storage device can offer an improved coupling ratio in comparison to two dimensional NAND architecture that is currently utilized. This is thought to be due to the enlarged surface area between the floating gate and the control gate.
- the improved coupling ration may provide a low bias operation for both program and erase functions.
- Scalability of the memory cell (and memory arrays) can be achieved by scaling the channel size rather than the floating gate size.
- Memory arrays as disclosed herein can also minimize the floating gate-floating gate interference in a row by controlling the thickness of the isolator between the floating gates.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
Memory arrays that include a first memory cell having a channel; a first insulator; a floating gate; a second insulator; and a control gate, wherein the first insulator is positioned between the channel and the floating gate, the second insulator is positioned between the floating gate and the control gate; and a second memory cell having a channel; a first insulator; a floating gate; a second insulator; and a control gate, wherein the first insulator is positioned between the channel and the floating gate, the second insulator is positioned between the floating gate and the control gate, wherein the first memory cell and the second memory cell are positioned parallel to each other.
Description
- NAND flash memory is thought to offer the promise of lower costs and larger capacity than other flash memory types. In order to appreciate those advantages, it is thought that three dimensional NAND memory structures will have to be utilized.
- Disclosed herein are memory arrays that include a first memory cell having a channel; a first insulator; a floating gate; a second insulator; and a control gate, wherein the first insulator is positioned between the channel and the floating gate, the second insulator is positioned between the floating gate and the control gate; and a second memory cell having a channel; a first insulator; a floating gate; a second insulator; and a control gate, wherein the first insulator is positioned between the channel and the floating gate, the second insulator is positioned between the floating gate and the control gate, wherein the first memory cell and the second memory cell are positioned parallel to each other.
- Also disclosed are memory arrays that can include at least two vertical stacks of memory cells, each vertical stack including at least two memory cells, the at least two memory cells positioned along a first axis, and each memory cell including a channel; a first insulator; a floating gate; a second insulator; and a control gate wherein the first insulator is positioned between the control gate and the floating gate, the second insulator is positioned between the floating gate and the channel, and the control gate, the first insulator, the floating gate, the second insulator and the channel are positioned along a second axis, wherein the first axis and the second axis are perpendicular to each other; and at least one vertical isolation structure positioned between the first and the second memory cell; and at least one horizontal isolation structure, wherein the at least one horizontal isolation structure isolates a first vertical stack of memory cells from a second vertical stack of memory cells.
- Further disclosed are methods of making a memory array that can include steps of depositing a bilayer stack of alternating insulating material and floating gate material; etching a first void in the stack; depositing a first insulating material on at least the walls of the first void forming a second void; depositing channel material in the second void; etching a third void in the stack, the third void being substantially circular and surrounding the channel material; selectively etching portions of the polysilicon layers adjacent the third void forming fourth voids, wherein the fourth voids are generally orthogonal to each other; depositing a second insulating material on the surfaces of the fourth voids; depositing control gate material on the second insulating material forming a sixth void; and depositing isolating material in the sixth void.
-
FIG. 1 is a cross sectional view of an exemplary memory cell as disclosed herein. -
FIG. 2 is a cross sectional view of two exemplary memory cells as disclosed herein. -
FIG. 3 is a cross sectional view of two exemplary memory cells configured with a vertical isolation structure as disclosed herein. -
FIG. 4 is a cross sectional view of two exemplary memory cells with shared structures as disclosed herein. -
FIG. 5 is a cross sectional view of two exemplary memory cells configured with both a vertical isolation structure and a horizontal isolation structure disclosed herein. -
FIG. 6 is a cross sectional view of an exemplary memory array that includes two vertical stacks of memory arrays as disclosed herein. -
FIG. 7 is a cross sectional view of an exemplary memory array that includes two rows of memory arrays as disclosed herein. -
FIG. 8 is a top down view of an exemplary memory array that includes four off set rows of memory arrays as disclosed herein. -
FIGS. 9A-9H and 9J are cross sectional views of an article at various stages in an exemplary method of making - The figures are not necessarily to scale. Like numbers used in the figures refer to like components. However, it will be understood that the use of a number to refer to a component in a given figure is not intended to limit the component in another figure labeled with the same number.
- In the following description, reference is made to the accompanying set of drawings that form a part hereof and in which are shown by way of illustration several specific embodiments. It is to be understood that other embodiments are contemplated and may be made without departing from the scope or spirit of the present disclosure. The following detailed description, therefore, is not to be taken in a limiting sense.
- Unless otherwise indicated, all numbers expressing feature sizes, amounts, and physical properties used in the specification and claims are to be understood as being modified in all instances by the term “about.” Accordingly, unless indicated to the contrary, the numerical parameters set forth in the foregoing specification and attached claims are approximations that can vary depending upon the properties sought to be obtained by those skilled in the art utilizing the teachings disclosed herein.
- The recitation of numerical ranges by endpoints includes all numbers subsumed within that range (e.g. 1 to 5 includes 1, 1.5, 2, 2.75, 3, 3.80, 4, and 5) and any range within that range.
- As used in this specification and the appended claims, the singular forms “a”, “an”, and “the” encompass embodiments having plural referents, unless the content clearly dictates otherwise. As used in this specification and the appended claims, the term “or” is generally employed in its sense including “and/or” unless the content clearly dictates otherwise.
- “Include,” “including,” or like terms means encompassing but not limited to, that is, including and not exclusive. It should be noted that “top” and “bottom” (or other terms like “upper” and “lower”) are utilized strictly for relative descriptions and do not imply any overall orientation of the article in which the described element is located.
- Disclosed herein are memory arrays that include at least two memory cells. In some embodiments, memory arrays may include a plurality of memory cells. Each memory cell in a memory array can include a channel, a first insulator, a floating gate, a second insulator, and a control gate. An exemplary memory cell is depicted in
FIG. 1 . Thememory cell 100 inFIG. 1 includes achannel 105, afirst insulator 110, afloating gate 115, asecond insulator 120, and acontrol gate 125. Generally, thefirst insulator 110 is positioned between thechannel 105 and thefloating gate 115 and functions to electrically insulate thechannel 105 from thefloating gate 115. Thesecond insulator 120 is positioned between thefloating gate 115 and thecontrol gate 125 and functions to electrically insulate thefloating gate 115 from thecontrol gate 125. - The
channel 105 can be formed from a substrate that includes spaced apart localized dopedregions 107. One of thedoped regions 107 can be doped positively or negatively, and can be referred to as the source or the drain. Generally, thechannel 105 can be made of polysilicon (which can also be referred to as polycrystalline silicon or poly-Si), silicon germanium (SiGe, or Si1-xGex), gallium nitride (GaN), indium gallium nitride (InxGa1-xN), or aluminum gallium nitride (AlxGa1-xN) for example. - The
first insulator 110 can be formed of a tunneling oxide material. Exemplary tunneling oxide materials include magnesium oxide (amorphous, crystalline, or combinations thereof) alumina (Al2O3), silicon oxide (SiO2 or SiOx), high-k dielectric materials, or combinations thereof. Thesecond insulator 120 can be formed from a multilayer structure of an oxide/nitride/oxide (referred to herein as “ONO”), or a high-k dielectric material. Exemplary high-k dielectric materials can include HfO2, ZrO2, Ta2O5, Y2O3, Nb2O5, Al2O3, TiO2, CeO2, In2O3, RuO2, MgO, SrO, B2O3, SnO2, PbO, PbO2, Pb3O4, V2O3, La2O3, Pr2O3, Sb2O3, Sb3O5, and CaO. In some embodiments, thesecond insulator 120 can be made of a multilayer structure of an oxide/nitride/oxide. - In some embodiments, the
first insulator 110 and thesecond insulator 120 are not the same thickness. Generally, thefirst insulator 110 can have a thickness from 20 Å to 300 Å, or from 50 ↑ to 200 Å, or from 60 Å to 80 Å. Generally, thesecond insulator 120 can have a thickness from 50 Å to 400 Å, from 100 Å to 300 Å, from 150 Å to 250 Å, or in an embodiment about 200 Å. - The
floating gate 115 can be formed of polysilicon, for example. Thecontrol gate 125 can be made of polysilicon, or a metal. In some embodiments thefloating gate 115 and thecontrol gate 125 are not the same thickness. Generally, thefloating gate 115 and thecontrol gate 125 can independently have thicknesses from 10 nm to 100 nm, or from 20 nm to 60 nm. - Generally, each memory cell operates as a modified n-channel metal oxide semiconductor field effect transistor (MOSFET). Application of a suitable gate voltage to the
floating gate 115 establishes a conductive channel through thechannel 105 between the adjacent dopedregions 107, thereby generating a drain-to-source conductivity path. During a programming operation, a write current through thechannel 105 results in the passage of charge through thefirst insulator 110 to thefloating gate 115. The presence of accumulated charge on thefloating gate 115 serves to alter the requisite threshold voltage (VT) that needs to be applied to thecontrol gate 125 to establish conductivity through the channel. Hence, thememory cell 100 can store different programmed values in relation to different amounts of accumulated (or stored) charge on thefloating gate 115. Increased amounts of charge can be successively added to thefloating gate 115 during subsequent write operations. A separate erase operation is required to remove the accumulated (or stored) charge from thefloating gate 115 and return thefloating gate 115 to an uncharged state. An erase operation can be carried out on an entire block of memory cells at the same time. - Some embodiments described herein can include more than one memory cell, such as those described above. Some embodiments can be referred to as memory arrays. A memory array can have at least two memory cells, or a plurality of memory cells. An exemplary memory array can include a first and a second memory cell, such as those described above. The first and second memory cell can be positioned parallel to each other. The first and second memory cell can also be described as being positioned along a first axis, where the components of the individual memory cells are positioned along a second axis, with the first axis being perpendicular to the second axis. An
exemplary memory array 200 is depicted inFIG. 2 , where thefirst memory cell 201 is positioned parallel to thesecond memory cell 202. Thefirst memory cell 201 may be positioned above thesecond memory cell 202, such as is depicted inFIG. 2 , or it may be positioned next to the second memory cell (not depicted herein), so that the first memory cell and the second memory cell are positioned in the same horizontal plane (in such an embodiment, the two memory cells are positioned in the same axis as the individual components of the individual memory cells). In some embodiments, a plurality of memory cells positioned along a first axis may be connected in series. - A memory array can also include a vertical isolation structure. A vertical isolation structure can function to electrically insulate a first memory cell from another vertically adjacent memory cell, for example a vertical isolation structure can function to electrically insulate a first memory cell from a second memory cell that is positioned above (or below) the first memory cell. An
exemplary memory array 300 that includes avertical isolation structure 330 is depicted inFIG. 3 . Vertical isolation structures can be made of any electrically insulating material. Exemplary materials can include for example silica (SiO2), alumina (Al2O3), and silicon nitride (Si3N4 or SixNy). Exemplary memory arrays can also include a plurality of memory cells positioned along a first axis (as described above), with a plurality of vertical isolation structures positioned between the individual memory cells. - In some embodiments, different memory cells within a memory array can share structures, or can each utilize a single block of material as a component of the memory cell. An
exemplary memory array 400 that includes one or more shared structures is depicted inFIG. 4 , for the sake of convenience; similar structures are numbered similarly to previous figures. For example, first and second memory cells can utilize a single structure, which can be referred to as a shared structure or in this embodiment a shared channel as the channel. This is depicted inFIG. 4 as the sharedchannel 405. In such an embodiment, various portions of the sharedchannel 405 can be positively and negatively doped in order to form doped regions as appropriate for both the first and second memory cells. A shared channel, such as that depicted inFIG. 4 can be made of the same materials as the individual channel structures discussed above. In some embodiments, a shared channel can be utilized by more than two memory cells. Thememory array 400 depicted inFIG. 4 also includes a second shared structure, a sharedfirst insulator 410. A shared first insulator can be made of the same materials as the individual first insulators discussed above. In some embodiments, a shared first insulator can be utilized by more than two memory cells. The use of shared structures in memory arrays can increase the efficiency, ease, and/or cost of manufacturing memory arrays such as those described herein. - Disclosed memory arrays can also include horizontal isolation structures. Generally, horizontal isolation structures can function to electrically insulate one memory cell from another horizontally adjacent memory cells, for example a horizontal isolation structure can function to electrically insulate a first memory cell from another memory cell that is next to, but not above or below the first memory cell. An
exemplary memory array 500 that includes ahorizontal isolation structure 535 is depicted inFIG. 5 . Horizontal isolation structures can be made of any electrically insulating material. Exemplary materials can include for example silica (SiO2), alumina (Al2O3), and silicon nitride (Si3N4 or SixNy). Exemplary memory arrays can also include a plurality of memory cells positioned along a second axis (as described above), with a plurality of horizontal isolation structures positioned between the memory cells. - Another exemplary memory array is depicted in
FIG. 6 . The exemplary memory array 600 includes afirst memory cell 601, asecond memory cell 602, athird memory cell 603, and afourth memory cell 604. The first andsecond memory cells FIG. 3 . Thethird memory cell 603 can be positioned adjacent thefirst memory cell 601 along the second axis (i.e., horizontal) and thefourth memory cell 604 can be positioned adjacent thesecond memory cell 602 along the second axis. It should be noted that the designation of first, second, third, and fourth is for convenience only and should not be considered to limit the scope of this disclosure. The third 603 and fourth 604 memory cells are positioned adjacent each other with one being above the other (in the illustrated embodiment, with thefourth memory cell 604 being above the third memory cell 603). As seen inFIG. 6 , thecontrol gates horizontal isolation structure 635. Stated another way, the orientation of thethird memory cell 603 is opposite that of thefirst memory cell 601 and the orientation of thefourth memory cell 604 is opposite that of thesecond memory cell 602. - In the memory array 600, the
horizontal isolation structure 635 isolates the first 601 and third 603 memory cells from each other and the second 602 and fourth 604 memory cells from each other. The firstvertical isolation structure 630 a isolates thefirst memory cell 601 from thesecond memory cell 602; and the secondvertical isolation structure 630 b isolates thethird memory cell 603 from thefourth memory cell 604. It should be noted that even though thehorizontal isolation structure 635, the firstvertical isolation structure 630 a, and the secondvertical isolation structure 630 b are depicted as separate structures, they can be made of the same materials and/or be a single structure. However, the three structures can also be separate structures that are made of the same or different materials. - The first and
second memory cells vertical stack 650. Although not depicted herein, a vertical stack can have more than two memory cells. Avertical stack 650 can also include one or more vertical isolation structures, for examplevertical isolation structure 630 a. The memory array 600 also includes a secondvertical stack 651. The secondvertical stack 651 includes the third andfourth memory cells vertical isolation structure 630 b. A memory array that includes at least two vertical stacks, such as first and secondvertical stack horizontal isolation structure 635. In such an embodiment, thehorizontal isolation structure 635 can be described as isolating, for example electrically isolation or insulating, the first vertical stack from the second vertical stack. - In a memory array that includes at least two vertical stacks, the at least two memory cells within a first vertical stack can be connected in series and the at least two memory cells within the second vertical stack can be connected in series. The memory cells within a first
vertical stack 650 can have a configuration that is opposite that of the memory cells within a secondvertical stack 651. As seen inFIG. 6 , both thecontrol gates control gates horizontal isolation structure 635. Stated another way, the orientation of thethird memory cell 603 is opposite that of thefirst memory cell 601 and the orientation of thefourth memory cell 604 is opposite that of thesecond memory cell 602. - As was discussed with respect to
FIG. 4 , portions of the memory cells can be shared in a single vertical stack. For example, the memory cells within the first vertical stack could utilize a shared channel, a shared first insulator, or both. Similarly, the memory cells within the second stack could utilize a shared channel, a shared first insulator, or both. First and second (and optionally further) vertical stacks can be formed from a single stack of bilayer films - Further memory cells can be added to the region above and/or below the memory cells depicted in
FIG. 6 . In addition, the memory array 600 (or a memory array that includes additional memory cells above and/or below those depicted inFIG. 6 ) can be duplicated horizontally adjacent to the memory array depicted inFIG. 6 . Such a memory array could be described as having x number of memory cells in a first axis (for example the vertical axis) and y number of memory cells in a second axis (for example the horizontal axis). The total number of memory cells in such an array would be x×y. -
FIG. 7 depicts another exemplary memory array. This exemplary memory array 700 includes afirst row 701 and asecond row 702. A row, as seen inFIG. 7 can include at least a horizontal isolation structure 735, a first vertical stack 750, and a second vertical stack 751. Both the first vertical stack 750 and the second vertical stack 751 utilize a shared channel and a shared first insulator as can be seen inFIG. 7 . -
FIG. 8 depicts a top down view of an exemplary embodiment of a memory array. Thememory array 800 includes afirst row 861, asecond row 862, athird row 863, and afourth row 864. Each row includes (in the depicted embodiment) a first vertical stack (exemplified by firstvertical stack 851 of the first row 861), a second vertical stack (exemplified by the secondvertical stack 852 of the first row 861), a third vertical stack (exemplified by the thirdvertical stack 853 of the first row 861) and a horizontal isolation structure (exemplified by the horizontal isolation structure 835). The components of the other rows are not labeled for the sake of simplicity, but similarly located structures are assumed to represent the same structures. In this embodiment, the firstvertical stack 851 includes achannel 805, a first insulator 810 (represented by the solid line), a floatinggate 815, a second insulator 820 (represented by the solid line) and acontrol gate 825. - As seen in
FIG. 8 , each of therows - Also disclosed herein are methods of making memory cells. An exemplary method includes a first step of forming, depositing or obtaining a stack. The stack generally includes alternating layers of insulating material and floating gate material. The stack can also be described as a bilayer stack of alternating insulating material (for example silica (SiO2), or alumina (Al2O3)) and floating gate material (for example polysilicon). An
exemplary beginning stack 901 is depicted inFIG. 9A and can include alternating layers of insulatingmaterial 903 and floatinggate material 905. The number of floatinggate material 905 layers in thebeginning stack 901 can be chosen based on the desired number of memory cells in a single vertical stack; as each floatinggate material layer 905 ultimately defines a single memory cell in a vertical stack. Deposition of thebeginning stack 901 can be accomplished using methods such as physical vapor deposition (PVD), chemical vapor deposition (PVD), or atomic layer deposition (ALD). In some embodiments, the beginning stack can be formed using a low pressure(LP) CVD method. - The next step in an exemplary method includes forming a first void in the stack.
FIG. 9B shows thestack 909 after the first void 907 has been formed in the stack. Generally, the first void 907 can have dimensions from 10 nm to 100 nm; or in some embodiments from 10 nm to 50 nm. The step of forming a first void can generally be accomplished by etching, for example by using methods such as dry etch or wet etch processes. In some embodiments, the first void can be formed using a dry etch method with low selectivity for oxide and poly silicon. - Once a first void has been formed in the stack, the next step is to deposit a first insulating material on at least the walls of the first void forming a second void.
FIG. 9C shows thestack 911 after thesecond void 913 has been formed via deposition of the first insulatingmaterial 915. The first insulating material can be deposited on only the walls of the first void, or on the walls of the first void and other surfaces (such as the bottom of the first void and/or the top surface of the stack 909). In some embodiments where the first insulating material is deposited on surfaces other than the walls of the first void, additional processing steps may be undertaken to remove the first insulating material on other surfaces. The firstinsulating material 915 can generally include tunneling oxide materials. Exemplary tunneling oxide materials include magnesium oxide (amorphous, crystalline, or combinations thereof) and alumina (Al2O3) for example. The first insulating material can be deposited using methods such as physical vapor deposition (PVD), chemical vapor deposition (PVD), or atomic layer deposition (ALD) using a chemical source containing silicon and oxygen for example. An exemplary method for depositing the first insulating material can utilize high temperature CVD with tetra-ethyl-ortho-silicate (TEOS) as a silicon and oxygen source for example. - Once a second void has been formed, the next step includes deposition of channel material in the second void.
FIG. 9D shows thestack 917 after deposition of thechannel material 919. Generally, the channel material can include polysilicon (which can also be referred to as polycrystalline silicon or poly-Si), silicon germanium (SiGe, or Si1-xGex), gallium nitride (GaN), indium gallium nitride (InxGa1-xN), or aluminum gallium nitride (AlxGa1-xN) for example. The channel material can be deposited using methods such as physical vapor deposition (PVD), chemical vapor deposition (PVD), or atomic layer deposition (ALD). In some embodiments, the channel material can be deposited using atomic layer deposition (ALD) by co-depositing the desired components. In some embodiments, a removal process, such as chemical mechanical polishing (CMP) can be used after deposition of thechannel material 919 in order to remove excess channel material that may have been deposited in unwanted areas. - The next step in an exemplary method is forming a third void in the stack.
FIG. 9E shows thestack 921 after thethird void 923 has been formed in the stack. Generally, thethird void 923 can have dimensions from 10 nm to 100 nm; or in some embodiments from 10 nm to 50 nm. The step of forming a third void can generally be accomplished by etching, for example by using dry etch or wet etch processes. In some embodiments, the first void can be formed using a dry etch process with low selectivity for oxide and poly silicon. - After the third void has been formed, the next step is to selectively remove portions of the floating gate material layers adjacent the third void. This step can be described as forming fourth voids. The number of fourth voids can generally be described as being equivalent to the number of floating gate material layers in the starting
stack 901.FIG. 9F shows thestack 925 after formation of thefourth voids 927. Thefourth voids 927 can be characterized as being orthogonal to each other, or in some embodiments parallel. Generally, thefourth voids 927 can have dimensions from 5 nm to 100 nm into the floating gate material layers. The step of forming fourth voids can generally be accomplished by etching, for example by using chemical etching methods such as chloride (—Cl) based chemistries, for example boron trichloride (BCl3), hydrogen based etching (H2), fluorine based etching, for example sulfur hexafluoride (SF6), or oxygen based etching (O2). Alternatively, dry etching methods can be utilized. - After the fourth voids are formed, the next step is to deposit the second insulating material on at least some of the surfaces of the fourth voids. In some embodiments, the second insulating material can be deposited on substantially all surfaces of the fourth voids forming second insulating material layers 931.
FIG. 9G shows thestack 929 after formation of the second insulating material layers 931 within thefourth voids 927. This step can also be characterized as forming fifth voids. The fifth voids are designated collectively inFIG. 9G as 933. Thefifth voids 933 can be characterized as being orthogonal to each other, or in some embodiments parallel. The second insulating material layers 931 can have dimensions from 5 nm to 100 nm. The second insulating material a multilayer structure of an oxide/nitride/oxide (referred to herein as “ONO”), or a high-k dielectric material. Exemplary high-k dielectric materials can include HfO2, ZrO2, Ta2O5, Y2O3, Nb2O5, Al2O3, TiO2, CeO2, In2O3, RuO2, MgO, SrO, B2O3, SnO2, PbO, PbO2, Pb3O4, V2O3, La2O3, Pr2O3, Sb2O3, Sb3O5, and CaO. In some embodiments, the second insulating material can be a multilayer structure of an oxide/nitride/oxide. - The step of depositing the second insulating material in some embodiments where the second insulating material is a multilayer structure can generally be accomplished, for example by using methods such as physical vapor deposition (PVD), chemical vapor deposition (CVD), or atomic layer deposition (ALD). In some embodiments, where the second insulating material is a multilayer structure, it can be deposited using dielectric deposition. The step of depositing the second insulating material in embodiments where the second insulating material is a high-k dielectric material can generally be accomplished, for example by using methods such as physical vapor deposition (PVD), chemical vapor deposition (CVD), or atomic layer deposition (ALD). In some embodiments, where the second insulating material is a high-k dielectric material, it can be deposited using ALD for example. In some embodiments, a removal process, such as chemical mechanical polishing (CMP) can be used after deposition of the second insulating material in order to remove excess material that may have been deposited in unwanted areas.
- The next step is to deposit control gate material on at least some of the surfaces of the second insulating material layer. In some embodiments, the control gate material can be deposited on substantially all surfaces of the second insulating material layers forming control gate layers 935.
FIG. 9H shows thestack 937 after formation of the control gate layers 935 within the fifth voids. The control gate layers 935 can have thicknesses from 10 nm to 100 nm. The control gate material can be polysilicon, or a metal for example. The step of depositing the control gate material can generally be accomplished, for example by using methods such as physical vapor deposition (PVD), chemical vapor deposition (CVD), or atomic layer deposition (ALD). In some embodiments, the control gate material can be deposited using ALD for example. - Generally, once the control gate material layers 935 are formed, the third void (described first in
FIG. 9E is once again present. In some embodiments the void remaining after deposition of the control gate material can have substantially about (i.e., within about 10% or less) the same dimensions as thethird void 923 that was formed in the step depicted in connection withFIG. 9E . This void, the sixth void is depicted assixth void 923 b. The next step is to deposit isolating material within thesixth void 923 b. In some embodiments, vertical etching can take place between deposition of the control gate material and deposition of the isolating material in order to remove excess control gate material in thesixth void 923 b.FIG. 9J depicts thearticle 939 after deposition of the isolatingmaterial structure 941. Generally, this step can be described as forming horizontal isolation structures (as they were described with respect to articles previously). The isolating material can generally be any electrically insulating or electrically isolating material. Exemplary materials can include for example silica (SiO2), and alumina (Al2O3). The step of depositing the isolating material can generally be accomplished, for example by using methods such as physical vapor deposition (PVD), chemical vapor deposition (CVD), or atomic layer deposition (ALD). In some embodiments, the isolating material can be deposited using CVD for example. - Other optional methods, not depicted herein can include additional steps that can be designed, for example to form additional vertical stacks and or additional rows within a memory array.
- Memory cells and memory arrays as disclosed herein utilize the floating gates as the charge storage node. Such a memory storage device can offer an improved coupling ratio in comparison to two dimensional NAND architecture that is currently utilized. This is thought to be due to the enlarged surface area between the floating gate and the control gate. The improved coupling ration may provide a low bias operation for both program and erase functions. Scalability of the memory cell (and memory arrays) can be achieved by scaling the channel size rather than the floating gate size. Memory arrays as disclosed herein can also minimize the floating gate-floating gate interference in a row by controlling the thickness of the isolator between the floating gates.
- Memory cells and memory arrays disclosed herein can be utilized in single-level cell (SLC), multi-level cell (MLC) tri-level cell (TLC), or quad-level cell (QLC) modes to
house - Thus, embodiments of THREE DIMENSIONAL FLOATING GATE NAND MEMORY are disclosed. The implementations described above and other implementations are within the scope of the following claims. One skilled in the art will appreciate that the present disclosure can be practiced with embodiments other than those disclosed. The disclosed embodiments are presented for purposes of illustration and not limitation.
Claims (20)
1. A memory array comprising:
a first memory cell comprising:
a channel;
a first insulator;
a floating gate;
a second insulator; and
a control gate,
wherein the first insulator is positioned between the channel and the floating gate, the second insulator is positioned between the floating gate and the control gate; and
a second memory cell comprising:
a channel;
a first insulator;
a floating gate;
a second insulator; and
a control gate,
wherein the first insulator is positioned between the channel and the floating gate,
the second insulator is positioned between the floating gate and the control gate, wherein the first memory cell and the second memory cell are positioned parallel to each other.
2. The memory array according to claim 1 , wherein the first insulator in the first and second memory cells is a shared structure and the channel in the first and second memory cells is a shared structure.
3. The memory array according to claim 1 ,
wherein the channel comprises polysilicon, silicon germanium, or gallium nitride, indium gallium nitride, or aluminum gallium nitride;
wherein the first insulator comprises a tunneling oxide material;
wherein the floating gate comprises polysilicon;
wherein the second insulator comprises a multilayer structure of an oxide, a nitride, and an oxide, or other high K dielectric materials; and
wherein the control gate comprises a metal or polysilicon.
4. The memory array according to claim 1 further comprising a vertical isolation structure positioned between the first memory cell and the second memory cell.
5. The memory array according to claim 4 further comprising a plurality of memory cells positioned along the first axis with a plurality of vertical isolation structures positioned between the memory cells.
6. The memory array according to claim 5 , wherein the plurality of memory cells are connected in series.
7. The memory array according to claim 1 further comprising a horizontal isolation structure positioned adjacent the control gates of the first and second memory cells.
8. The memory array according to claim 7 , wherein the memory array further comprises third and fourth memory cells,
wherein the third memory cell is positioned adjacent the first memory cell along the second axis and the fourth memory cell is positioned adjacent the second memory cell along the second axis, and
wherein the horizontal isolation structure isolates the first and third memory cells from each and the second and fourth memory cells from each other.
9. The memory array according to claim 8 , wherein the control gates of the third and fourth memory cells are adjacent the horizontal isolation structure.
10. A memory array comprising:
at least two vertical stacks of memory cells, each vertical stack comprising:
at least two memory cells, the at least two memory cells positioned along a first axis, each memory cell comprising:
a channel;
a first insulator;
a floating gate;
a second insulator; and
a control gate
wherein the first insulator is positioned between the control gate and the floating gate, the second insulator is positioned between the floating gate and the channel, and the control gate, the first insulator, the floating gate, the second insulator and the channel are positioned along a second axis,
wherein the first axis and the second axis are perpendicular to each other;
and at least one vertical isolation structure positioned between the first and the second memory cell; and
at least one horizontal isolation structure, wherein the at least one horizontal isolation structure isolates a first vertical stack of memory cells from a second vertical stack of memory cells.
11. The memory array according to claim 10 , wherein the at least two memory cells within the first vertical stack are connected in series and the at least two memory cells within the second vertical stack are connected in series.
12. The memory array according to claim 10 , wherein the memory cells of the first vertical stack have a configuration that is opposite the configuration of the memory cells of the second vertical stack.
13. The memory array according to claim 10 , wherein the channels of the memory cells of the first vertical stack are a shared structure and the first insulators of the memory cells of the first vertical stack are a shared structure.
14. The memory array according to claim 10 , wherein the first and second vertical stacks are formed from a single stack of bilayer films.
15. The memory array according to claim 10 further comprising a plurality of vertical stacks, wherein at least the horizontal isolation structure and the two adjacent vertical stacks form a first row.
16. The memory array according to claim 15 , wherein the memory array comprises a plurality of rows, with each row being configured so that the vertical stacks of each adjacent row are offset from one another.
17. A method of making a memory array, the method comprising:
depositing a bilayer stack of alternating insulating material and floating gate material;
etching a first void in the stack;
depositing a first insulating material on at least the walls of the first void forming a second void;
depositing channel material in the second void;
etching a third void in the stack, the third void being substantially circular and surrounding the channel material;
selectively etching portions of the polysilicon layers adjacent the third void forming fourth voids, wherein the fourth voids are generally orthogonal to each other;
depositing a second insulating material on the surfaces of the fourth voids;
depositing control gate material on the second insulating material, forming a sixth void; and
depositing isolating material in the sixth void.
18. The method according to claim 17 , wherein the step of depositing the second insulating material is accomplished using dielectric deposition
19. The method according to claim 17 , wherein the step of selective etching portions of the polysilicon layers is accomplished using chemical etching using BCl3, H2, SF6, or O2.
20. The method according to claim 17 further comprising vertical etching between deposition of the control gate material and deposition of the isolating material.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/434,994 US20130256777A1 (en) | 2012-03-30 | 2012-03-30 | Three dimensional floating gate nand memory |
US14/264,605 US9231086B2 (en) | 2012-03-30 | 2014-04-29 | Three dimensional floating gate NAND memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/434,994 US20130256777A1 (en) | 2012-03-30 | 2012-03-30 | Three dimensional floating gate nand memory |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/264,605 Division US9231086B2 (en) | 2012-03-30 | 2014-04-29 | Three dimensional floating gate NAND memory |
Publications (1)
Publication Number | Publication Date |
---|---|
US20130256777A1 true US20130256777A1 (en) | 2013-10-03 |
Family
ID=49233736
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/434,994 Abandoned US20130256777A1 (en) | 2012-03-30 | 2012-03-30 | Three dimensional floating gate nand memory |
US14/264,605 Active US9231086B2 (en) | 2012-03-30 | 2014-04-29 | Three dimensional floating gate NAND memory |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/264,605 Active US9231086B2 (en) | 2012-03-30 | 2014-04-29 | Three dimensional floating gate NAND memory |
Country Status (1)
Country | Link |
---|---|
US (2) | US20130256777A1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160079252A1 (en) * | 2014-09-11 | 2016-03-17 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method for manufacturing the same |
TWI550726B (en) * | 2015-03-24 | 2016-09-21 | 旺宏電子股份有限公司 | Three-dimensional gate-all-around vertical gate structures and semiconductor devices , and method of fabricating the same |
US20160293439A1 (en) * | 2015-03-31 | 2016-10-06 | Tokyo Electron Limited | Etching method |
US9559115B2 (en) | 2014-04-21 | 2017-01-31 | Samsung Electronics Co., Ltd. | Three-dimensional semiconductor memory devices including a vertical channel |
US9865685B2 (en) | 2014-04-21 | 2018-01-09 | Samsung Electronics Co., Ltd. | Three-dimensional semiconductor memory devices including a vertical channel |
US20180277556A1 (en) * | 2017-03-21 | 2018-09-27 | SK Hynix Inc. | Semiconductor device and method of manufacturing the same |
CN111048516A (en) * | 2020-01-02 | 2020-04-21 | 长江存储科技有限责任公司 | 3D NAND memory device and method of manufacturing the same |
US20220246639A1 (en) * | 2019-07-19 | 2022-08-04 | Entegris, Inc. | 3-dimensional nand memory with reduced thermal budget |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8946807B2 (en) | 2013-01-24 | 2015-02-03 | Micron Technology, Inc. | 3D memory |
US9276011B2 (en) | 2013-03-15 | 2016-03-01 | Micron Technology, Inc. | Cell pillar structures and integrated flows |
US9184175B2 (en) | 2013-03-15 | 2015-11-10 | Micron Technology, Inc. | Floating gate memory cells in vertical memory |
US9064970B2 (en) | 2013-03-15 | 2015-06-23 | Micron Technology, Inc. | Memory including blocking dielectric in etch stop tier |
US9437604B2 (en) | 2013-11-01 | 2016-09-06 | Micron Technology, Inc. | Methods and apparatuses having strings of memory cells including a metal source |
US9608000B2 (en) | 2015-05-27 | 2017-03-28 | Micron Technology, Inc. | Devices and methods including an etch stop protection material |
KR102413766B1 (en) | 2015-09-08 | 2022-06-27 | 삼성전자주식회사 | Non-volatile memory device and method for fabricating the same |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4226205B2 (en) * | 2000-08-11 | 2009-02-18 | 富士雄 舛岡 | Manufacturing method of semiconductor memory device |
KR100699839B1 (en) * | 2005-04-21 | 2007-03-27 | 삼성전자주식회사 | Semiconductor device having multi-channel and Method of manufacturing the same |
JP4822841B2 (en) * | 2005-12-28 | 2011-11-24 | 株式会社東芝 | Semiconductor memory device and manufacturing method thereof |
JP5016832B2 (en) * | 2006-03-27 | 2012-09-05 | 株式会社東芝 | Nonvolatile semiconductor memory device and manufacturing method thereof |
JP4772656B2 (en) * | 2006-12-21 | 2011-09-14 | 株式会社東芝 | Nonvolatile semiconductor memory |
JP5091491B2 (en) * | 2007-01-23 | 2012-12-05 | 株式会社東芝 | Nonvolatile semiconductor memory device |
KR101226685B1 (en) * | 2007-11-08 | 2013-01-25 | 삼성전자주식회사 | Vertical type semiconductor device and Method of manufacturing the same |
JP4691124B2 (en) * | 2008-03-14 | 2011-06-01 | 株式会社東芝 | Method for manufacturing nonvolatile semiconductor memory device |
JP2009277770A (en) * | 2008-05-13 | 2009-11-26 | Toshiba Corp | Non-volatile semiconductor memory device and its production process |
KR101539697B1 (en) * | 2008-06-11 | 2015-07-27 | 삼성전자주식회사 | Three Dimensional Memory Device Using Vertical Pillar As Active Region And Methods Of Fabricating And Operating The Same |
KR101478678B1 (en) * | 2008-08-21 | 2015-01-02 | 삼성전자주식회사 | Non-volatile memory device and method of fabricating the same |
KR101487966B1 (en) * | 2008-11-25 | 2015-02-03 | 삼성전자주식회사 | Three dimensional semiconductor memory device |
KR101495806B1 (en) * | 2008-12-24 | 2015-02-26 | 삼성전자주식회사 | Non-volatile memory device |
US20100155818A1 (en) * | 2008-12-24 | 2010-06-24 | Heung-Jae Cho | Vertical channel type nonvolatile memory device and method for fabricating the same |
KR101532366B1 (en) * | 2009-02-25 | 2015-07-01 | 삼성전자주식회사 | Semiconductor memory devices |
KR101539699B1 (en) * | 2009-03-19 | 2015-07-27 | 삼성전자주식회사 | Three dimensional nonvolatile memory device and method for forming the same |
US8050092B2 (en) | 2009-05-29 | 2011-11-01 | Seagate Technology Llc | NAND flash memory with integrated bit line capacitance |
KR101660432B1 (en) * | 2010-06-07 | 2016-09-27 | 삼성전자 주식회사 | Semiconductor memory device having vertical structure |
US10128261B2 (en) * | 2010-06-30 | 2018-11-13 | Sandisk Technologies Llc | Cobalt-containing conductive layers for control gate electrodes in a memory structure |
US8187936B2 (en) * | 2010-06-30 | 2012-05-29 | SanDisk Technologies, Inc. | Ultrahigh density vertical NAND memory device and method of making thereof |
US8349681B2 (en) * | 2010-06-30 | 2013-01-08 | Sandisk Technologies Inc. | Ultrahigh density monolithic, three dimensional vertical NAND memory device |
-
2012
- 2012-03-30 US US13/434,994 patent/US20130256777A1/en not_active Abandoned
-
2014
- 2014-04-29 US US14/264,605 patent/US9231086B2/en active Active
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9559115B2 (en) | 2014-04-21 | 2017-01-31 | Samsung Electronics Co., Ltd. | Three-dimensional semiconductor memory devices including a vertical channel |
US9865685B2 (en) | 2014-04-21 | 2018-01-09 | Samsung Electronics Co., Ltd. | Three-dimensional semiconductor memory devices including a vertical channel |
US20160079252A1 (en) * | 2014-09-11 | 2016-03-17 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method for manufacturing the same |
TWI550726B (en) * | 2015-03-24 | 2016-09-21 | 旺宏電子股份有限公司 | Three-dimensional gate-all-around vertical gate structures and semiconductor devices , and method of fabricating the same |
US20160293439A1 (en) * | 2015-03-31 | 2016-10-06 | Tokyo Electron Limited | Etching method |
US9793134B2 (en) * | 2015-03-31 | 2017-10-17 | Tokyo Electron Limited | Etching method |
KR101937727B1 (en) | 2015-03-31 | 2019-01-11 | 도쿄엘렉트론가부시키가이샤 | Etching method |
US20180277556A1 (en) * | 2017-03-21 | 2018-09-27 | SK Hynix Inc. | Semiconductor device and method of manufacturing the same |
US10734396B2 (en) * | 2017-03-21 | 2020-08-04 | SK Hynix Inc. | Three-dimensional semiconductor memory devices having dummy channel layers |
US20220246639A1 (en) * | 2019-07-19 | 2022-08-04 | Entegris, Inc. | 3-dimensional nand memory with reduced thermal budget |
CN111048516A (en) * | 2020-01-02 | 2020-04-21 | 长江存储科技有限责任公司 | 3D NAND memory device and method of manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
US20150011062A1 (en) | 2015-01-08 |
US9231086B2 (en) | 2016-01-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9231086B2 (en) | Three dimensional floating gate NAND memory | |
US10014317B2 (en) | Three-dimensional non-volatile NOR-type flash memory | |
CN102623458B (en) | Vertical channel type nonvolatile memory device and method for fabricating the same | |
US10381363B2 (en) | Methods for forming a string of memory cells and apparatuses having a vertical string of memory cells including metal | |
US9899408B2 (en) | Non-volatile memory device having vertical structure and method of manufacturing the same | |
US8304823B2 (en) | Integrated circuit including a ferroelectric memory cell and method of manufacturing the same | |
US8786004B2 (en) | 3D stacked array having cut-off gate line and fabrication method thereof | |
US9449985B1 (en) | Memory cell with high-k charge trapping layer | |
US8115249B2 (en) | Nonvolatile semiconductor memory device and method for manufacturing the same | |
US20110303970A1 (en) | Vertical semiconductor devices | |
US9368510B1 (en) | Method of forming memory cell with high-k charge trapping layer | |
KR20120122673A (en) | Vertical structure non-volatile memory device and method for manufacturing the same | |
CN107437550A (en) | NVM memory HKMG integrated technologies | |
US9136359B2 (en) | Three-dimensional flash memory using fringing effect and method for manufacturing | |
US20120256253A1 (en) | Vertical Memory Devices | |
CN101192624A (en) | Nonvolatile semiconductor memory device and method for manufacturing the same | |
US11444100B2 (en) | Vertical memory device with tri-layer channel | |
US10269825B2 (en) | Semiconductor device and method for manufacturing same | |
US20150044836A1 (en) | Nonvolatile memory device and method for fabricating the same | |
JP2011029576A (en) | Nonvolatile semiconductor memory device and manufacturing method thereof | |
US11824118B2 (en) | Electronic device and method of manufacturing the same | |
US10680008B2 (en) | Methods of manufacturing semiconductor devices | |
JP2009277858A (en) | Nonvolatile semiconductor memory device, and method of manufacturing the same | |
US20150372079A1 (en) | Non-volatile semiconductor memory device and method of manufacturing non-volatile semiconductor memory device | |
CN112164699B (en) | NAND ferroelectric memory unit with three-dimensional structure and preparation method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |