US20130170309A1 - Sense-amplifier circuit of memory and calibrating method thereof - Google Patents
Sense-amplifier circuit of memory and calibrating method thereof Download PDFInfo
- Publication number
- US20130170309A1 US20130170309A1 US13/342,253 US201213342253A US2013170309A1 US 20130170309 A1 US20130170309 A1 US 20130170309A1 US 201213342253 A US201213342253 A US 201213342253A US 2013170309 A1 US2013170309 A1 US 2013170309A1
- Authority
- US
- United States
- Prior art keywords
- switch
- sense
- connection terminal
- terminal
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 15
- 230000000295 complement effect Effects 0.000 claims description 8
- 238000013461 design Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 229910044991 metal oxide Inorganic materials 0.000 description 3
- 150000004706 metal oxides Chemical class 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 230000007704 transition Effects 0.000 description 3
- 238000011161 development Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000000977 initiatory effect Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/026—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in sense amplifiers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/065—Differential amplifiers of latching type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/08—Control thereof
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/22—Control and timing of internal memory operations
- G11C2207/2254—Calibration
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/02—Arrangements for writing information into, or reading information out from, a digital store with means for avoiding parasitic signals
Definitions
- the present invention relates to a sense circuit of a storage device, and more particularly to a sense-amplifier circuit of a memory and a calibrating method thereof.
- memory is one of the devices in an electronic apparatus that consumes the majority of electrical power due to its complicated and large circuit structure and its high frequency of data reading and writing. Therefore, designing a memory consuming less power and capable of being operated at a relatively low operating voltage is a main challenge for the research and design fellows.
- a memory is constituted by a plurality of memory cells, a pre-charge circuit, a write circuit, a row and a column decoders and a sense-amplifier circuit, which is configured to sense the readout contents of the memory cells.
- the sensing range of the sense-amplifier circuit accordingly plays a major role for the memory's efficiency.
- the transistor switches in the sense-amplifier circuit may have a mismatch, so a compensation circuit is usually disposed in the sense-amplifier circuit to eliminate the mismatch effect.
- the compensation circuit may be implemented by digital-to-analog converters; however some problems, such as having a higher cost, accordingly arise due to the complicated feedback control design.
- the compensation circuit may be implemented by capacitors and switches; however some problems, such as being too sensitive and being easily affected by noise signals so as to resulting in misreading, also arise.
- the present invention discloses a sense-amplifier circuit of a memory and a calibrating method using the same. Specifically, a plurality of parallel-coupled n-type metal oxide semiconductor (NMOS) transistor switches are disposed on two sides of a sense-amplifier unit constituted by a plurality of cross-coupled transistor switches to calibrate the sensing range of the sense-amplifier circuit.
- NMOS n-type metal oxide semiconductor
- an embodiment of the present invention provides a sense-amplifier circuit of a memory, which includes a sense-amplifier unit, a first switch unit and a second switch unit.
- the sense-amplifier unit is constituted by a plurality of transistor switches and having a first connection terminal, a second connection terminal, a third connection terminal and a fourth connection terminal.
- the first switch unit is configured to be parallel coupled between the first and second connection terminals of the sense-amplifier unit.
- the second switch unit is configured to be parallel coupled between the third and fourth connection terminals of the sense-amplifier unit.
- the first and second switch units each are constituted by a plurality of transistor switches coupled in parallel and are configured to control each of the parallel-coupled transistor switches on or off in the first and second switch units so as to calibrate a sensing range of the sense-amplifier unit.
- Another embodiment of the present invention provides a calibrating method for a sense-amplifier circuit of a memory as described above, which includes steps of: simultaneously supplying a same voltage signal to the first and third connection terminals of the sense-amplifier unit; detecting a voltage level at each of the first and third connection terminals of the sense-amplifier unit in a next clock sequence and determining whether or not the first and third connection terminals have a same voltage level; and outputting at least a control signal to the parallel-coupled transistor switches gate terminals of which from the control unit if the first connection terminal has a different voltage level from the third connection terminal.
- the control signal selectively turns on at least a parallel-coupled transistor switch in the first or second switch units so as to calibrate a sensing range of the sense-amplifier unit.
- a control unit facilitates the sensing range of sense-amplifier circuit based on a feedback control through selectively turning on or off one or some of a plurality of parallel-coupled NMOS transistor switches disposed on two sides of a sense-amplifier unit constituted by a plurality of cross-coupled transistor switches.
- the sense-amplifier circuit of the present invention can have a shorter data-reading time and the memory can have an enhanced data accessing efficiency consequently.
- FIG. 1 is a schematic circuit view of a sense-amplifier circuit of a memory in accordance with a first embodiment of the present invention
- FIG. 2 is a schematic circuit view of a sense-amplifier circuit of a memory in accordance with a second embodiment of the present invention
- FIG. 3 is a schematic timing sequence view exemplarily illustrating the control signals for controlling the first and second switch units in the sense-amplifier circuit in accordance with the second embodiment of the present invention
- FIG. 4A is a schematic plot simulating the signal waveforms at specific terminals of a conventional sense-amplifier circuit
- FIG. 4B is a schematic plot simulating the signal waveforms at specific terminals of the sense-amplifier circuit in accordance with an embodiment of the present invention.
- FIGS. 5A , 5 B and 5 C are schematic flow charts of a calibrating method for a sense-amplifier circuit of a memory in accordance with an embodiment of the present invention.
- FIG. 1 is a schematic circuit view of a sense-amplifier circuit of a memory in accordance with a first embodiment of the present invention.
- the sense-amplifier circuit 100 includes a sense-amplifier unit 10 , a first switch unit 20 , a second switch unit 22 and a control unit 30 .
- the sense-amplifier unit 10 is constituted by a plurality of cross-coupled transistor switches (not shown) and is configured to sense readout contents of memory cells (not shown) of the memory. Basically, the sense-amplifier unit 10 has either a differential architecture or a non-differential architecture. In addition, the sense-amplifier unit 10 has a first connection terminal 12 , a second connection terminal 14 , a third connection terminal 16 and a fourth connection terminal 18 .
- the first switch unit 20 is disposed on a first side (e.g., the right side) of the sense-amplifier unit 10 and is configured to be electrically coupled between the first and second connection terminals 12 , 14 of the sense-amplifier unit 10 .
- the first switch unit 20 is constituted by transistor switches T 1 , T 3 , . . . , Tn, which are electrically coupled in parallel.
- the transistor switches T 1 , T 3 , . . . , Tn each have, for example, an n-type metal oxide semiconductor (NMOS) architecture.
- NMOS n-type metal oxide semiconductor
- Tn each have a drain terminal electrically coupled to the first connection terminal 12 and each have a source terminal electrically coupled to the second connection terminal 14 .
- the transistor switches T 1 , T 3 , . . . , Tn each may have, without a limitation, a same channel width to length ratio (W/L).
- the transistor switches T 1 , T 3 , . . . , Tn each are configured to have a same channel aspect ratio.
- the channel width to length ratio of the transistor switch T 1 is configured to be, for example, greater than that of the transistor switch T 3
- the channel width to length ratio of the transistor switch T 3 is configured to be, for example, greater than that of its next-stage transistor switch, and so forth
- the channel width to length ratio of the transistor switch T 1 is configured to be, for example, smaller than that of the transistor switch T 3
- the channel width to length ratio of the transistor switch T 3 is configured to be, for example, smaller than that of its next-stage transistor switch, and so forth.
- the second switch unit 22 is disposed on a second side (e.g., the left side) of the sense-amplifier unit 10 and is configured to be electrically coupled between the third and fourth connection terminals 16 , 18 of the sense-amplifier unit 10 .
- the second switch unit 22 is constituted by transistor switches T 2 , T 4 , . . . , Tm, which are electrically coupled in parallel.
- the transistor switches T 2 , T 4 , . . . , Tm each have, for example, a NMOS architecture.
- Tm each have a drain terminal electrically coupled to the third connection terminal 16 and each have a source terminal electrically coupled to the fourth connection terminal 18 .
- the transistor switches T 2 , T 4 , . . . , Tm each may have, without a limitation, a same channel width to length ratio.
- the transistor switches T 2 , T 4 , . . . , Tm each are configured to have a same channel width to length ratio.
- the transistor switches T 1 , T 3 , . . . , Tn and the transistor switches T 2 , T 4 , . . . , Tm each are configured to have a same channel width to length ratio in the first embodiment.
- the channel width to length ratio of the transistor switch T 2 is configured to be, for example, greater than that of the transistor switch T 4
- the channel width to length ratio of the transistor switch T 4 is configured to be, for example, greater than that of its next-stage transistor switch, and so forth
- the channel width to length ratio of the transistor switch T 2 is configured to be, for example, smaller than that of the transistor switch T 4
- the channel width to length ratio of the transistor switch T 4 is configured to be, for example, smaller than that of its next-stage transistor switch, and so forth.
- the channel width to length ratios of the transistor switches T 1 , T 3 , . . . , Tn in the first switch unit 20 are corresponding to that of the transistor switches T 2 , T 4 , . . . , Tm in the second switch unit 22 , respectively.
- the transistor switch T 1 has a channel width to length ratio equal to the transistor switch T 2 has
- the transistor switch T 3 has a channel width to length ratio equal to the transistor switch T 4 has; but the channel width to length ratio of the transistor switch T 1 is smaller than that of the transistor switch T 3 and the channel width to length ratio of the transistor switch T 2 is smaller than that of the transistor switch T 4 .
- the transistor switch located farther away from the sense-amplifier unit 10 has a smaller channel width to length ratio; and vice versa if some other design requirements are demanded.
- the control circuit 30 is configured to electrically couple to the first and second switch units 20 , 22 and has a first input terminal In 1 , a second input terminal In 2 , output terminals Out 1 , Out 3 , . . . , Outn and output terminals Out 2 , Out 4 , . . . , Outm.
- the first input terminal In 1 is electrically coupled to the drain terminal of the transistor switch Tn and thereby forming a first feedback path from the first switch unit 20 to the control unit 30 ; and the second input terminal In 2 is electrically coupled to the drain terminal of the transistor switch Tm and thereby forming a second feedback path from the second switch unit 22 to the control unit 30 .
- Outn are electrically coupled to the gate terminals of the transistor switches T 1 , T 3 , . . . , Tn in the first switch unit 20 with one to one correspondence; and the output terminals Out 2 , Out 4 , . . . , Outm are electrically coupled to the gate terminals of the transistor switches T 2 , T 4 , . . . , Tm in the second switch unit 22 with one to one correspondence.
- circuit characteristics, such as the sensing range, of the sense-amplifier unit 10 can be obtained in a test phase of an initialization.
- the sensing range of the sense-amplifier unit 10 can be obtained through simultaneously supplying two same input signals to the sense-amplifier unit 10 and then detecting and determining the two corresponding outputs of the sense-amplifier unit 10 are same or not.
- control circuit 30 via the first and second feedback paths determines that the two outputs of the sense-amplifier unit 10 are not equal, which indicates that the sensing range of the sense-amplifier unit 10 needs a calibration
- the control circuit 30 through receiving a feedback voltage from the first feedback path and receiving another feedback voltage from the second feedback path outputs control signals to the first and second switch units 20 , 22 via the output terminals Out 1 , Out 3 , . . . , Outn and output terminals Out 2 , Out 4 , . . . , Outm thereof to selectively turn on or turn off the transistor switches in the first and second switch units 20 , 22 , respectively, so as to calibrate the sensing range of the sense-amplifier unit 10 .
- the control circuit 30 is, with no limitation, constituted by successive approximation registers (SARs).
- control unit 30 can be removed from the sense-amplifier circuit 100 once the sensing range of the sense-amplifier unit 10 has been calibrated and each of the transistor switches T 1 , T 3 , . . . , Tn and T 2 , T 4 , . . . , Tm in the first and second switch unit 20 , 22 is kept in either a determined turned-on state or a determined turned-off state after the calibration.
- FIG. 2 is a schematic circuit view of a sense-amplifier circuit of a memory in accordance with a second embodiment of the present invention.
- the sense-amplifier circuit 110 according to the second embodiment includes a sense-amplifier unit 10 , a first switch unit 24 , a second switch unit 26 and a control unit 32 .
- the sense-amplifier unit 10 is constituted by a first switch S 1 , a second switch S 2 , a third switch S 3 , a fourth switch S 4 , a fifth switch S 5 , a sixth switch S 6 , a seventh switch S 7 , a eighth switch S 8 and a ninth switch S 9 .
- the first switch S 1 , second switch S 2 , sixth switch S 6 and eighth switch S 8 each have a p-type metal oxide semiconductor (PMOS) architecture; and the third switch S 3 , fourth switch S 4 , fifth switch S 5 , seventh switch S 7 and ninth switch S 9 each have a NMOS architecture.
- PMOS p-type metal oxide semiconductor
- the third switch S 3 , fourth switch S 4 , fifth switch S 5 , seventh switch S 7 and ninth switch S 9 each have a NMOS architecture.
- the circuit structure of the sense-amplifier unit 10 in the second embodiment shown in FIG. 2 is only an example, and the circuit structure of the sense-amplifier unit 10 is
- the first switch S 1 , second switch S 2 , third switch S 3 and fourth switch S 4 are configured to be cross coupled.
- the first switch S 1 has a drain terminal electrically coupled to the first connection terminal 12 and a gate terminal electrically coupled to the third connection terminal 16 .
- the second switch S 2 has a drain terminal electrically coupled to the third connection terminal 16 , a gate terminal electrically coupled to the first connection terminal 12 and a source terminal electrically coupled to the source terminal of the first switch S 1 .
- the third switch S 3 has a drain terminal electrically coupled to the first connection terminal 12 , a gate terminal electrically coupled to the third connection terminal 16 and a source terminal electrically coupled to the second connection terminal 14 .
- the fourth switch S 4 has a drain terminal electrically coupled to the third connection terminal 16 , a gate terminal electrically coupled to the first connection terminal 12 and a source terminal electrically coupled to the fourth connection terminal 18 .
- the fifth switch S 5 has a drain terminal electrically coupled to the source terminals of the third switch S 3 and the fourth switch S 4 , a gate terminal configured to receive an enable signal saen and a source terminal electrically coupled to ground.
- the sixth switch S 6 has a source terminal configured to receive a bit-line signal qin, a gate terminal configured to receive the enable signal saen and a drain terminal electrically coupled to the third connection terminal 16 .
- the seventh switch S 7 has a drain terminal configured to receive the bit-line signal qin, a gate terminal configured to receive a complementary enable signal saenb and a source terminal electrically coupled to the third connection terminal 16 .
- the eighth switch S 8 has a source terminal configured to receive a complementary bit-line signal qinb, a gate terminal configured to receive the enable signal saen and a drain terminal electrically coupled to the first connection terminal 12 .
- the ninth switch S 9 has a drain terminal configured to receive the complementary bit-line signal qinb, a gate terminal configured to receive the complementary enable signal saenb and a source terminal electrically coupled to the first connection terminal 12 . Furthermore, the first and third connection terminals 12 , 16 are also electrically coupled to the first and second input terminals In 1 , In 2 of the control unit 32 , respectively.
- the first switch unit 24 is configured to electrically couple to the sense-amplifier unit 10 and the control unit 32 and includes transistor switches T 1 , T 3 and T 5 .
- the transistor switches T 1 , T 3 and T 5 each have a drain terminal electrically coupled to the first connection terminal 12 ; each have a source terminal electrically coupled to the second connection terminal 14 ; and each have a gate terminal electrically coupled to the output terminals Out 1 , Out 3 and Out 5 of the control unit 32 , respectively.
- the transistor switch T 1 has a channel width to length ratio greater than the transistor switch T 3 has; and the transistor switch T 3 has a channel width to length ratio greater than the transistor switch T 5 has.
- the currents flowing through the turned-on transistor switches T 1 , T 3 and T 5 can have, for example, a ratio of 4:2:1.
- the transistor switch T 1 in the present embodiment is referred to as an innermost transistor switch in the first switch unit 24 .
- the second switch unit 26 is configured to electrically couple to the sense-amplifier unit 10 and the control unit 32 and includes transistor switches T 2 , T 4 and T 6 .
- the transistor switches T 2 , T 4 and T 6 each have a drain terminal electrically coupled to the third connection terminal 16 ; each have a source terminal electrically coupled to the fourth connection terminal 18 ; and each have a gate terminal electrically coupled to the output terminals Out 2 , Out 4 and Out 6 of the control unit 32 , respectively.
- the transistor switch T 2 has a channel width to length ratio greater than the transistor switch T 4 has; and the transistor switch T 4 has a channel width to length ratio greater than the transistor switch T 6 has.
- the currents flowing through the turned-on transistor switches T 2 , T 4 and T 6 can have, for example, a ratio of 4:2:1.
- the transistor switch T 2 in the present embodiment is referred to as an innermost transistor switch in the second switch unit 26 .
- FIG. 3 is a schematic timing sequence view exemplarily illustrating the control signals for controlling the first and second switch units 24 , 26 in the sense-amplifier circuit 110 in accordance with the second embodiment of the present invention. Please refer to FIGS. 2 , 3 .
- the test phrase of an initiation firstly the complementary bit-line signal qinb and the bit-line signal qin with a same voltage value are simultaneously supplied to the first and third connection terminals 12 , 16 , respectively, and then the logic levels at the first and third connection terminals 12 , 16 in a next clock sequence are obtained.
- the control unit 32 can determine whether or not the sense-amplifier unit 10 needs a calibration.
- the control unit 32 can determine that a calibration needs to perform on the sense-amplifier unit 10 .
- the control unit 32 on the sense-amplifier unit 10 is exemplarily completed in three clock sequences.
- the first connection terminal 12 has a logic-low thereat and the third connection terminal 16 has a logic-high thereat, so the control unit 32 is configured to output a logic-high control signal through the output terminal Out 2 thereof to turn on the transistor switch T 2 in the clock sequence 1 so as to lower the voltage value at the third connection terminal 16 ;
- the control unit 32 in the clock sequence 1 is also configured to output a logic-low control signal through the output terminal Out 1 thereof to keep the transistor switch T 1 at a turned-off state.
- the control unit 32 if the control unit 32 through the first and second feedback paths detects that neither of the first and second connection terminals 12 , 16 has a logic-level transition, in other words, the first connection terminal 12 still has a logic-low thereat and the third connection terminal 16 still has a logic-high thereat, the control unit 32 is configured to output a logic-high control signal through the output terminal Out 4 thereof to turn on the transistor switch T 4 in the clock sequence 2 so as to further lower the voltage value at the third connection terminal 16 ; on the other hand, the control unit 32 in the clock sequence 2 is also configured to output a logic-low control signal through the output terminal Out 3 thereof to keep the transistor switch T 3 at a turned-off state.
- the control unit 32 is configured to output a logic-high control signal through the output terminal Out 5 thereof to turn on the transistor switch T 5 in the clock sequence 3 so as to lower the voltage value at the first connection terminal 12 ; on the other hand, the control unit 32 in the clock sequence 3 is also configured to output a logic-low control signal through the output terminal Out 6 thereof to keep the transistor switch T 6 at a turned-off state.
- FIG. 4A is a schematic plot simulating the signal waveforms at specific terminals of a conventional sense-amplifier circuit.
- FIG. 4B is a schematic plot simulating the signal waveforms at specific terminals of the sense-amplifier circuit in accordance with an embodiment of the present invention.
- the conventional sense-amplifier circuit has a sensing range roughly between ⁇ 80 mv to +80 mv.
- the sense-amplifier circuit 100 (shown in FIG. 1 ) of the present invention has a sensing range narrowed down between ⁇ 30 mv to +30 mv after being calibrated by the first switch unit 10 , second switch unit 20 and control unit 30 .
- the sense-amplifier circuit 100 of the present invention has a data-reading time 37.5% shorter than that of the conventional sense-amplifier circuit so as to enhance the data accessing efficiency of the memory.
- FIGS. 5A , 5 B and 5 C are schematic flow charts of a calibrating method for a sense-amplifier circuit of a memory in accordance with an embodiment of the present invention. Please refer to FIGS. 1 , 5 A, 5 B and 5 C, firstly, a voltage signal is simultaneously supplied to the first and third connection terminals 12 , 16 of the sense-amplifier circuit 10 to preliminary test the sense-amplifier unit 10 so as to determine whether or not the sense-amplifier unit 10 needs a calibration (step S 501 ).
- the voltage level (or logic level) at each of the first and third connection terminals 12 , 16 of the sense-amplifier circuit 10 is detected and compared in a next clock sequence so as to determine whether or not the two voltage levels are the same (step S 503 ).
- the calibrating method according to the present embodiment is end herein if the first and third connection terminals 12 , 16 each have a same voltage level.
- step S 505 the two voltage levels are compared with each other thereby determining that which one of the first and third connection terminals 12 , 16 has a higher voltage level (step S 505 ); wherein the detection and determination of the two voltage levels can be performed by the control unit 30 based on the feedback currents transmitted from the two feedback paths. If the detected voltage level at the first connection terminal 12 is higher than that at the third connection terminal 16 , the control unit 30 then outputs at least a specific control signal to the first switch unit 20 to selectively turn on one or some of the parallel-coupled transistor switches T 1 , T 3 , . . .
- the control unit 30 then outputs at least a specific control signal to the second switch unit 22 to selectively turn on one or some of the parallel-coupled transistor switches T 2 , T 4 , . . . , Tm in the second switch unit 22 (step S 511 ), for the calibration of the sensing range of the sense-amplifier circuit unit 10 .
- the control unit 30 determines that whether or not the first connection terminal 12 and the third connection terminal 16 have a voltage-level transition (step S 509 ). If the first connection terminal 12 or the third connection terminal 16 has a voltage-level transition, then the calibrating method according to the present embodiment herein is end. Alternatively, the calibrating method according to the present embodiment goes to step S 505 to determine that which one of the first and third connection terminals 12 , 16 has a higher voltage level.
- a control unit facilitates the sensing range of sense-amplifier circuit based on a feedback control through selectively turning on or off one or some of a plurality of parallel-coupled NMOS transistor switches disposed on two sides of a sense-amplifier unit constituted by a plurality of cross-coupled transistor switches.
- the sense-amplifier circuit of the present invention can have a shorter data-reading time and the memory can have an enhanced data accessing efficiency consequently.
Landscapes
- Dram (AREA)
Abstract
Description
- The present invention relates to a sense circuit of a storage device, and more particularly to a sense-amplifier circuit of a memory and a calibrating method thereof.
- With the development of manufacturing process technologies, the present electronic apparatus is required to have a smaller circuit area and a lower operating voltage. Basically, memory is one of the devices in an electronic apparatus that consumes the majority of electrical power due to its complicated and large circuit structure and its high frequency of data reading and writing. Therefore, designing a memory consuming less power and capable of being operated at a relatively low operating voltage is a main challenge for the research and design fellows.
- In general, a memory is constituted by a plurality of memory cells, a pre-charge circuit, a write circuit, a row and a column decoders and a sense-amplifier circuit, which is configured to sense the readout contents of the memory cells. However, because the operating voltage is getting lower with the development of manufacturing process technologies and thus the bit lines may have weaker input signals thereat, the sensing range of the sense-amplifier circuit accordingly plays a major role for the memory's efficiency. However, in the manufacturing process, the transistor switches in the sense-amplifier circuit may have a mismatch, so a compensation circuit is usually disposed in the sense-amplifier circuit to eliminate the mismatch effect.
- Generally, the compensation circuit may be implemented by digital-to-analog converters; however some problems, such as having a higher cost, accordingly arise due to the complicated feedback control design. Or, the compensation circuit may be implemented by capacitors and switches; however some problems, such as being too sensitive and being easily affected by noise signals so as to resulting in misreading, also arise.
- Therefore, the present invention discloses a sense-amplifier circuit of a memory and a calibrating method using the same. Specifically, a plurality of parallel-coupled n-type metal oxide semiconductor (NMOS) transistor switches are disposed on two sides of a sense-amplifier unit constituted by a plurality of cross-coupled transistor switches to calibrate the sensing range of the sense-amplifier circuit.
- Therefore, an embodiment of the present invention provides a sense-amplifier circuit of a memory, which includes a sense-amplifier unit, a first switch unit and a second switch unit. The sense-amplifier unit is constituted by a plurality of transistor switches and having a first connection terminal, a second connection terminal, a third connection terminal and a fourth connection terminal. The first switch unit is configured to be parallel coupled between the first and second connection terminals of the sense-amplifier unit. The second switch unit is configured to be parallel coupled between the third and fourth connection terminals of the sense-amplifier unit. The first and second switch units each are constituted by a plurality of transistor switches coupled in parallel and are configured to control each of the parallel-coupled transistor switches on or off in the first and second switch units so as to calibrate a sensing range of the sense-amplifier unit.
- Another embodiment of the present invention provides a calibrating method for a sense-amplifier circuit of a memory as described above, which includes steps of: simultaneously supplying a same voltage signal to the first and third connection terminals of the sense-amplifier unit; detecting a voltage level at each of the first and third connection terminals of the sense-amplifier unit in a next clock sequence and determining whether or not the first and third connection terminals have a same voltage level; and outputting at least a control signal to the parallel-coupled transistor switches gate terminals of which from the control unit if the first connection terminal has a different voltage level from the third connection terminal. The control signal selectively turns on at least a parallel-coupled transistor switch in the first or second switch units so as to calibrate a sensing range of the sense-amplifier unit.
- In summary, according to the present invention for a sense-amplifier circuit of a memory and a calibrating method thereof, a control unit facilitates the sensing range of sense-amplifier circuit based on a feedback control through selectively turning on or off one or some of a plurality of parallel-coupled NMOS transistor switches disposed on two sides of a sense-amplifier unit constituted by a plurality of cross-coupled transistor switches. And thus, the sense-amplifier circuit of the present invention can have a shorter data-reading time and the memory can have an enhanced data accessing efficiency consequently.
- The present invention will become more readily apparent to those ordinarily skilled in the art after reviewing the following detailed description and accompanying drawings, in which:
-
FIG. 1 is a schematic circuit view of a sense-amplifier circuit of a memory in accordance with a first embodiment of the present invention; -
FIG. 2 is a schematic circuit view of a sense-amplifier circuit of a memory in accordance with a second embodiment of the present invention; -
FIG. 3 is a schematic timing sequence view exemplarily illustrating the control signals for controlling the first and second switch units in the sense-amplifier circuit in accordance with the second embodiment of the present invention; -
FIG. 4A is a schematic plot simulating the signal waveforms at specific terminals of a conventional sense-amplifier circuit; -
FIG. 4B is a schematic plot simulating the signal waveforms at specific terminals of the sense-amplifier circuit in accordance with an embodiment of the present invention; and -
FIGS. 5A , 5B and 5C are schematic flow charts of a calibrating method for a sense-amplifier circuit of a memory in accordance with an embodiment of the present invention. - The present invention will now be described more specifically with reference to the following embodiments. It is to be noted that the following descriptions of preferred embodiments of this invention are presented herein for purpose of illustration and description only. It is not intended to be exhaustive or to be limited to the precise form disclosed.
-
FIG. 1 is a schematic circuit view of a sense-amplifier circuit of a memory in accordance with a first embodiment of the present invention. As shown inFIG. 1 , the sense-amplifier circuit 100 according to the first embodiment includes a sense-amplifier unit 10, afirst switch unit 20, asecond switch unit 22 and acontrol unit 30. - The sense-
amplifier unit 10 is constituted by a plurality of cross-coupled transistor switches (not shown) and is configured to sense readout contents of memory cells (not shown) of the memory. Basically, the sense-amplifier unit 10 has either a differential architecture or a non-differential architecture. In addition, the sense-amplifier unit 10 has afirst connection terminal 12, asecond connection terminal 14, athird connection terminal 16 and afourth connection terminal 18. - The
first switch unit 20 is disposed on a first side (e.g., the right side) of the sense-amplifier unit 10 and is configured to be electrically coupled between the first andsecond connection terminals amplifier unit 10. In particular, thefirst switch unit 20 is constituted by transistor switches T1, T3, . . . , Tn, which are electrically coupled in parallel. In addition, the transistor switches T1, T3, . . . , Tn each have, for example, an n-type metal oxide semiconductor (NMOS) architecture. Specifically, the transistor switches T1, T3, . . . , Tn each have a drain terminal electrically coupled to thefirst connection terminal 12 and each have a source terminal electrically coupled to thesecond connection terminal 14. Moreover, the transistor switches T1, T3, . . . , Tn each may have, without a limitation, a same channel width to length ratio (W/L). In the first embodiment of this invention, the transistor switches T1, T3, . . . , Tn each are configured to have a same channel aspect ratio. - It is to be noted that, if the transistor switches T1, T3, . . . , Tn each have a different channel width to length ratio, the channel width to length ratio of the transistor switch T1 is configured to be, for example, greater than that of the transistor switch T3, the channel width to length ratio of the transistor switch T3 is configured to be, for example, greater than that of its next-stage transistor switch, and so forth; alternatively, the channel width to length ratio of the transistor switch T1 is configured to be, for example, smaller than that of the transistor switch T3, the channel width to length ratio of the transistor switch T3 is configured to be, for example, smaller than that of its next-stage transistor switch, and so forth.
- The
second switch unit 22 is disposed on a second side (e.g., the left side) of the sense-amplifier unit 10 and is configured to be electrically coupled between the third andfourth connection terminals amplifier unit 10. In particular, thesecond switch unit 22 is constituted by transistor switches T2, T4, . . . , Tm, which are electrically coupled in parallel. In addition, the transistor switches T2, T4, . . . , Tm each have, for example, a NMOS architecture. Specifically, the transistor switches T2, T4, . . . , Tm each have a drain terminal electrically coupled to thethird connection terminal 16 and each have a source terminal electrically coupled to thefourth connection terminal 18. Moreover, the transistor switches T2, T4, . . . , Tm each may have, without a limitation, a same channel width to length ratio. In the first embodiment of this invention, the transistor switches T2, T4, . . . , Tm each are configured to have a same channel width to length ratio. In addition, the transistor switches T1, T3, . . . , Tn and the transistor switches T2, T4, . . . , Tm each are configured to have a same channel width to length ratio in the first embodiment. - Besides, if the transistor switches T2, T4, . . . , Tm each have a different channel width to length ratio, the channel width to length ratio of the transistor switch T2 is configured to be, for example, greater than that of the transistor switch T4, the channel width to length ratio of the transistor switch T4 is configured to be, for example, greater than that of its next-stage transistor switch, and so forth; alternatively, the channel width to length ratio of the transistor switch T2 is configured to be, for example, smaller than that of the transistor switch T4, the channel width to length ratio of the transistor switch T4 is configured to be, for example, smaller than that of its next-stage transistor switch, and so forth. In addition, the channel width to length ratios of the transistor switches T1, T3, . . . , Tn in the
first switch unit 20 are corresponding to that of the transistor switches T2, T4, . . . , Tm in thesecond switch unit 22, respectively. For example, the transistor switch T1 has a channel width to length ratio equal to the transistor switch T2 has, and the transistor switch T3 has a channel width to length ratio equal to the transistor switch T4 has; but the channel width to length ratio of the transistor switch T1 is smaller than that of the transistor switch T3 and the channel width to length ratio of the transistor switch T2 is smaller than that of the transistor switch T4. In other words, the transistor switch located farther away from the sense-amplifier unit 10 has a smaller channel width to length ratio; and vice versa if some other design requirements are demanded. - The
control circuit 30 is configured to electrically couple to the first andsecond switch units first switch unit 20 to thecontrol unit 30; and the second input terminal In2 is electrically coupled to the drain terminal of the transistor switch Tm and thereby forming a second feedback path from thesecond switch unit 22 to thecontrol unit 30. In addition, the output terminals Out1, Out3, . . . , Outn are electrically coupled to the gate terminals of the transistor switches T1, T3, . . . , Tn in thefirst switch unit 20 with one to one correspondence; and the output terminals Out2, Out4, . . . , Outm are electrically coupled to the gate terminals of the transistor switches T2, T4, . . . , Tm in thesecond switch unit 22 with one to one correspondence. - In the first embodiment, circuit characteristics, such as the sensing range, of the sense-
amplifier unit 10 can be obtained in a test phase of an initialization. For example, the sensing range of the sense-amplifier unit 10 can be obtained through simultaneously supplying two same input signals to the sense-amplifier unit 10 and then detecting and determining the two corresponding outputs of the sense-amplifier unit 10 are same or not. If thecontrol circuit 30 via the first and second feedback paths determines that the two outputs of the sense-amplifier unit 10 are not equal, which indicates that the sensing range of the sense-amplifier unit 10 needs a calibration, thecontrol circuit 30 through receiving a feedback voltage from the first feedback path and receiving another feedback voltage from the second feedback path outputs control signals to the first andsecond switch units second switch units amplifier unit 10. In particular, thecontrol circuit 30 is, with no limitation, constituted by successive approximation registers (SARs). - Besides, in another embodiment, it is to be noted that the
control unit 30 can be removed from the sense-amplifier circuit 100 once the sensing range of the sense-amplifier unit 10 has been calibrated and each of the transistor switches T1, T3, . . . , Tn and T2, T4, . . . , Tm in the first andsecond switch unit -
FIG. 2 is a schematic circuit view of a sense-amplifier circuit of a memory in accordance with a second embodiment of the present invention. As shown inFIG. 2 , the sense-amplifier circuit 110 according to the second embodiment includes a sense-amplifier unit 10, afirst switch unit 24, asecond switch unit 26 and acontrol unit 32. - The sense-
amplifier unit 10 is constituted by a first switch S1, a second switch S2, a third switch S3, a fourth switch S4, a fifth switch S5, a sixth switch S6, a seventh switch S7, a eighth switch S8 and a ninth switch S9. The first switch S1, second switch S2, sixth switch S6 and eighth switch S8 each have a p-type metal oxide semiconductor (PMOS) architecture; and the third switch S3, fourth switch S4, fifth switch S5, seventh switch S7 and ninth switch S9 each have a NMOS architecture. In addition, it is to be noted that the circuit structure of the sense-amplifier unit 10 in the second embodiment shown inFIG. 2 is only an example, and the circuit structure of the sense-amplifier unit 10 is not limited as such. - The first switch S1, second switch S2, third switch S3 and fourth switch S4 are configured to be cross coupled. Specifically, the first switch S1 has a drain terminal electrically coupled to the
first connection terminal 12 and a gate terminal electrically coupled to thethird connection terminal 16. The second switch S2 has a drain terminal electrically coupled to thethird connection terminal 16, a gate terminal electrically coupled to thefirst connection terminal 12 and a source terminal electrically coupled to the source terminal of the first switch S1. The third switch S3 has a drain terminal electrically coupled to thefirst connection terminal 12, a gate terminal electrically coupled to thethird connection terminal 16 and a source terminal electrically coupled to thesecond connection terminal 14. The fourth switch S4 has a drain terminal electrically coupled to thethird connection terminal 16, a gate terminal electrically coupled to thefirst connection terminal 12 and a source terminal electrically coupled to thefourth connection terminal 18. The fifth switch S5 has a drain terminal electrically coupled to the source terminals of the third switch S3 and the fourth switch S4, a gate terminal configured to receive an enable signal saen and a source terminal electrically coupled to ground. - Moreover, the sixth switch S6 has a source terminal configured to receive a bit-line signal qin, a gate terminal configured to receive the enable signal saen and a drain terminal electrically coupled to the
third connection terminal 16. The seventh switch S7 has a drain terminal configured to receive the bit-line signal qin, a gate terminal configured to receive a complementary enable signal saenb and a source terminal electrically coupled to thethird connection terminal 16. The eighth switch S8 has a source terminal configured to receive a complementary bit-line signal qinb, a gate terminal configured to receive the enable signal saen and a drain terminal electrically coupled to thefirst connection terminal 12. The ninth switch S9 has a drain terminal configured to receive the complementary bit-line signal qinb, a gate terminal configured to receive the complementary enable signal saenb and a source terminal electrically coupled to thefirst connection terminal 12. Furthermore, the first andthird connection terminals control unit 32, respectively. - The
first switch unit 24 is configured to electrically couple to the sense-amplifier unit 10 and thecontrol unit 32 and includes transistor switches T1, T3 and T5. Specifically, the transistor switches T1, T3 and T5 each have a drain terminal electrically coupled to thefirst connection terminal 12; each have a source terminal electrically coupled to thesecond connection terminal 14; and each have a gate terminal electrically coupled to the output terminals Out1, Out3 and Out5 of thecontrol unit 32, respectively. - It is to be noted that in the second embodiment, the transistor switch T1 has a channel width to length ratio greater than the transistor switch T3 has; and the transistor switch T3 has a channel width to length ratio greater than the transistor switch T5 has. Specifically, the currents flowing through the turned-on transistor switches T1, T3 and T5 can have, for example, a ratio of 4:2:1. In addition, because in the
first switch unit 24 the transistor switch T1 is closest to the first andsecond connection terminals first switch unit 24. - The
second switch unit 26 is configured to electrically couple to the sense-amplifier unit 10 and thecontrol unit 32 and includes transistor switches T2, T4 and T6. Specifically, the transistor switches T2, T4 and T6 each have a drain terminal electrically coupled to thethird connection terminal 16; each have a source terminal electrically coupled to thefourth connection terminal 18; and each have a gate terminal electrically coupled to the output terminals Out2, Out4 and Out6 of thecontrol unit 32, respectively. - It is to be noted that in the second embodiment, the transistor switch T2 has a channel width to length ratio greater than the transistor switch T4 has; and the transistor switch T4 has a channel width to length ratio greater than the transistor switch T6 has. Specifically, the currents flowing through the turned-on transistor switches T2, T4 and T6 can have, for example, a ratio of 4:2:1. In addition, because in the
second switch unit 26 the transistor switch T2 is closest to the third andfourth connection terminals second switch unit 26. -
FIG. 3 is a schematic timing sequence view exemplarily illustrating the control signals for controlling the first andsecond switch units amplifier circuit 110 in accordance with the second embodiment of the present invention. Please refer toFIGS. 2 , 3. In the test phrase of an initiation, firstly the complementary bit-line signal qinb and the bit-line signal qin with a same voltage value are simultaneously supplied to the first andthird connection terminals third connection terminals third connection terminals control unit 32 can determine whether or not the sense-amplifier unit 10 needs a calibration. For example, if thefirst connection terminal 12 is detected to have a logic level of “0” (or, logic-low) and thethird connection terminal 16 is detected to have a logic level of “1” (or, logic-high), thecontrol unit 32 can determine that a calibration needs to perform on the sense-amplifier unit 10. - To get a clear understanding the sense-
amplifier circuit 110 of the second embodiment, in the following the calibration performed by thecontrol unit 32 on the sense-amplifier unit 10 is exemplarily completed in three clock sequences. As described above, thefirst connection terminal 12 has a logic-low thereat and thethird connection terminal 16 has a logic-high thereat, so thecontrol unit 32 is configured to output a logic-high control signal through the output terminal Out2 thereof to turn on the transistor switch T2 in theclock sequence 1 so as to lower the voltage value at thethird connection terminal 16; on the other hand, thecontrol unit 32 in theclock sequence 1 is also configured to output a logic-low control signal through the output terminal Out1 thereof to keep the transistor switch T1 at a turned-off state. - Afterwards, if the
control unit 32 through the first and second feedback paths detects that neither of the first andsecond connection terminals first connection terminal 12 still has a logic-low thereat and thethird connection terminal 16 still has a logic-high thereat, thecontrol unit 32 is configured to output a logic-high control signal through the output terminal Out4 thereof to turn on the transistor switch T4 in theclock sequence 2 so as to further lower the voltage value at thethird connection terminal 16; on the other hand, thecontrol unit 32 in theclock sequence 2 is also configured to output a logic-low control signal through the output terminal Out3 thereof to keep the transistor switch T3 at a turned-off state. - Afterwards, when the
second switch unit 26 has an offset voltage larger than the offset value, the logic-level variations at the first andsecond connection terminals control unit 32 is configured to output a logic-high control signal through the output terminal Out5 thereof to turn on the transistor switch T5 in theclock sequence 3 so as to lower the voltage value at thefirst connection terminal 12; on the other hand, thecontrol unit 32 in theclock sequence 3 is also configured to output a logic-low control signal through the output terminal Out6 thereof to keep the transistor switch T6 at a turned-off state. -
FIG. 4A is a schematic plot simulating the signal waveforms at specific terminals of a conventional sense-amplifier circuit.FIG. 4B is a schematic plot simulating the signal waveforms at specific terminals of the sense-amplifier circuit in accordance with an embodiment of the present invention. As shown inFIG. 4A , without a calibration the conventional sense-amplifier circuit has a sensing range roughly between −80 mv to +80 mv. As shown inFIG. 4B , the sense-amplifier circuit 100 (shown inFIG. 1 ) of the present invention has a sensing range narrowed down between −30 mv to +30 mv after being calibrated by thefirst switch unit 10,second switch unit 20 andcontrol unit 30. As a result, the sense-amplifier circuit 100 of the present invention has a data-reading time 37.5% shorter than that of the conventional sense-amplifier circuit so as to enhance the data accessing efficiency of the memory. -
FIGS. 5A , 5B and 5C are schematic flow charts of a calibrating method for a sense-amplifier circuit of a memory in accordance with an embodiment of the present invention. Please refer toFIGS. 1 , 5A, 5B and 5C, firstly, a voltage signal is simultaneously supplied to the first andthird connection terminals amplifier circuit 10 to preliminary test the sense-amplifier unit 10 so as to determine whether or not the sense-amplifier unit 10 needs a calibration (step S501). - Next, the voltage level (or logic level) at each of the first and
third connection terminals amplifier circuit 10 is detected and compared in a next clock sequence so as to determine whether or not the two voltage levels are the same (step S503). Specifically, the calibrating method according to the present embodiment is end herein if the first andthird connection terminals - If the two voltage levels are not the same, the two voltage levels are compared with each other thereby determining that which one of the first and
third connection terminals control unit 30 based on the feedback currents transmitted from the two feedback paths. If the detected voltage level at thefirst connection terminal 12 is higher than that at thethird connection terminal 16, thecontrol unit 30 then outputs at least a specific control signal to thefirst switch unit 20 to selectively turn on one or some of the parallel-coupled transistor switches T1, T3, . . . , Tn in the first switch unit 20 (step S507) for the calibration of the sensing range of the sense-amplifier circuit unit 10. Alternatively, if the voltage level at thethird connection terminal 16 is higher than that at thefirst connection terminal 12, thecontrol unit 30 then outputs at least a specific control signal to thesecond switch unit 22 to selectively turn on one or some of the parallel-coupled transistor switches T2, T4, . . . , Tm in the second switch unit 22 (step S511), for the calibration of the sensing range of the sense-amplifier circuit unit 10. - Afterwards, the
control unit 30 through the two feedback paths determines that whether or not thefirst connection terminal 12 and thethird connection terminal 16 have a voltage-level transition (step S509). If thefirst connection terminal 12 or thethird connection terminal 16 has a voltage-level transition, then the calibrating method according to the present embodiment herein is end. Alternatively, the calibrating method according to the present embodiment goes to step S505 to determine that which one of the first andthird connection terminals - To sum up, according to the present invention for a sense-amplifier circuit of a memory and a calibrating method thereof, a control unit facilitates the sensing range of sense-amplifier circuit based on a feedback control through selectively turning on or off one or some of a plurality of parallel-coupled NMOS transistor switches disposed on two sides of a sense-amplifier unit constituted by a plurality of cross-coupled transistor switches. And thus, the sense-amplifier circuit of the present invention can have a shorter data-reading time and the memory can have an enhanced data accessing efficiency consequently.
- While the invention has been described in terms of what is presently considered to be the most practical and preferred embodiments, it is to be understood that the invention needs not be limited to the disclosed embodiment. On the contrary, it is intended to cover various modifications and similar arrangements included within the spirit and scope of the appended claims which are to be accorded with the broadest interpretation so as to encompass all such modifications and similar structures.
Claims (11)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/342,253 US8493806B1 (en) | 2012-01-03 | 2012-01-03 | Sense-amplifier circuit of memory and calibrating method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/342,253 US8493806B1 (en) | 2012-01-03 | 2012-01-03 | Sense-amplifier circuit of memory and calibrating method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US20130170309A1 true US20130170309A1 (en) | 2013-07-04 |
US8493806B1 US8493806B1 (en) | 2013-07-23 |
Family
ID=48694693
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/342,253 Active 2032-03-18 US8493806B1 (en) | 2012-01-03 | 2012-01-03 | Sense-amplifier circuit of memory and calibrating method thereof |
Country Status (1)
Country | Link |
---|---|
US (1) | US8493806B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9484872B1 (en) * | 2015-06-17 | 2016-11-01 | Stmicroelectronics S.R.L. | Amplifier circuit with static consumption control and corresponding control method |
US10311919B2 (en) * | 2017-07-27 | 2019-06-04 | Micron Technology, Inc. | Apparatuses and methods for calibrating sense amplifiers in a semiconductor memory |
US20220101890A1 (en) * | 2020-09-28 | 2022-03-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device, sense amplifier and method for mismatch compensation |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9530501B2 (en) | 2014-12-31 | 2016-12-27 | Freescale Semiconductor, Inc. | Non-volatile static random access memory (NVSRAM) having a shared port |
US9466394B1 (en) | 2015-04-09 | 2016-10-11 | Freescale Semiconductor, Inc. | Mismatch-compensated sense amplifier for highly scaled technology |
Family Cites Families (113)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3663828A (en) | 1970-10-20 | 1972-05-16 | Nasa | Failsafe multiple transformer circuit configuration |
US3818402A (en) | 1973-05-30 | 1974-06-18 | Westinghouse Electric Corp | Tap-changing series-multiple transformer system |
US4163944A (en) | 1976-12-22 | 1979-08-07 | Ncr Corporation | Compensation circuit for an electrical signal mixer |
US4245355A (en) | 1979-08-08 | 1981-01-13 | Eaton Corporation | Microwave frequency converter |
US4261044A (en) | 1979-11-05 | 1981-04-07 | Texas Instruments Incorporated | Temperature compensated magnetic bubble memory sense amplifier |
US4409608A (en) | 1981-04-28 | 1983-10-11 | The United States Of America As Represented By The Secretary Of The Navy | Recessed interdigitated integrated capacitor |
US4816784A (en) | 1988-01-19 | 1989-03-28 | Northern Telecom Limited | Balanced planar transformers |
JP2746762B2 (en) | 1990-02-01 | 1998-05-06 | 松下電子工業株式会社 | Layout method of semiconductor integrated circuit |
US5159205A (en) | 1990-10-24 | 1992-10-27 | Burr-Brown Corporation | Timing generator circuit including adjustable tapped delay line within phase lock loop to control timing of signals in the tapped delay line |
US5406447A (en) | 1992-01-06 | 1995-04-11 | Nec Corporation | Capacitor used in an integrated circuit and comprising opposing electrodes having barrier metal films in contact with a dielectric film |
JP3036233B2 (en) | 1992-06-22 | 2000-04-24 | 松下電器産業株式会社 | Semiconductor device and manufacturing method thereof |
US5208725A (en) | 1992-08-19 | 1993-05-04 | Akcasu Osman E | High capacitance structure in a semiconductor device |
US5808330A (en) | 1994-11-02 | 1998-09-15 | Lsi Logic Corporation | Polydirectional non-orthoginal three layer interconnect architecture |
US5583359A (en) | 1995-03-03 | 1996-12-10 | Northern Telecom Limited | Capacitor structure for an integrated circuit |
US5637900A (en) | 1995-04-06 | 1997-06-10 | Industrial Technology Research Institute | Latchup-free fully-protected CMOS on-chip ESD protection circuit |
EP0740307B1 (en) | 1995-04-28 | 2001-12-12 | STMicroelectronics S.r.l. | Sense amplifier circuit for semiconductor memory devices |
US6452442B1 (en) | 1995-12-04 | 2002-09-17 | Intel Corporation | Apparatus for obtaining noise immunity in electrical circuits |
US5760456A (en) | 1995-12-21 | 1998-06-02 | Grzegorek; Andrew Z. | Integrated circuit compatible planar inductors with increased Q |
US6081146A (en) | 1996-09-25 | 2000-06-27 | Kabushiki Kaisha Toshiba | Interface circuit and interface circuit delay time controlling method |
US6026134A (en) | 1997-06-19 | 2000-02-15 | Cypress Semiconductor Corp. | Phase locked loop (PLL) with linear parallel sampling phase detector |
US5923225A (en) | 1997-10-03 | 1999-07-13 | De Los Santos; Hector J. | Noise-reduction systems and methods using photonic bandgap crystals |
US6008102A (en) | 1998-04-09 | 1999-12-28 | Motorola, Inc. | Method of forming a three-dimensional integrated inductor |
US5959820A (en) | 1998-04-23 | 1999-09-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Cascode LVTSCR and ESD protection circuit |
KR20000011585A (en) | 1998-07-28 | 2000-02-25 | 윤덕용 | Semiconductor device and method for manufacturing the same |
US6956779B2 (en) * | 1999-01-14 | 2005-10-18 | Silicon Storage Technology, Inc. | Multistage autozero sensing for a multilevel non-volatile memory integrated circuit system |
JP3592950B2 (en) | 1999-03-11 | 2004-11-24 | 株式会社東芝 | Frequency multiplier |
US6194941B1 (en) | 1999-04-13 | 2001-02-27 | Delphi Technologies, Inc. | DC offset compensation circuit for a signal amplifier |
US6172378B1 (en) | 1999-05-03 | 2001-01-09 | Silicon Wave, Inc. | Integrated circuit varactor having a wide capacitance range |
US6427226B1 (en) | 1999-05-25 | 2002-07-30 | Advanced Micro Devices, Inc. | Selectively reducing transistor channel length in a semiconductor device |
JP2001085248A (en) | 1999-09-17 | 2001-03-30 | Oki Electric Ind Co Ltd | Transformer |
TW509943B (en) | 1999-10-06 | 2002-11-11 | Ind Tech Res Inst | Hidden-type refreshed 2P2N pseudo static random access memory and its refreshing method |
US6456221B2 (en) | 1999-10-28 | 2002-09-24 | The National University Of Singapore | Method and apparatus for signal detection in ultra wide-band communications |
US6630897B2 (en) | 1999-10-28 | 2003-10-07 | Cellonics Incorporated Pte Ltd | Method and apparatus for signal detection in ultra wide-band communications |
US6291872B1 (en) | 1999-11-04 | 2001-09-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Three-dimensional type inductor for mixed mode radio frequency device |
US6194739B1 (en) | 1999-11-23 | 2001-02-27 | Lucent Technologies Inc. | Inline ground-signal-ground (GSG) RF tester |
US6535025B2 (en) | 2000-02-02 | 2003-03-18 | Broadcom Corp. | Sense amplifier with offset cancellation and charge-share limited swing drivers |
US6407412B1 (en) | 2000-03-10 | 2002-06-18 | Pmc-Sierra Inc. | MOS varactor structure with engineered voltage control range |
US6822312B2 (en) | 2000-04-07 | 2004-11-23 | Koninklijke Philips Electronics N.V. | Interdigitated multilayer capacitor structure for deep sub-micron CMOS |
US6483188B1 (en) | 2000-05-15 | 2002-11-19 | Atheros Communications, Inc. | Rf integrated circuit layout |
AU2001263348A1 (en) | 2000-05-19 | 2001-12-03 | Philip A. Harding | Slot core transformers |
US6901126B1 (en) | 2000-06-30 | 2005-05-31 | Texas Instruments Incorporated | Time division multiplex data recovery system using close loop phase and delay locked loop |
US6329234B1 (en) | 2000-07-24 | 2001-12-11 | Taiwan Semiconductor Manufactuirng Company | Copper process compatible CMOS metal-insulator-metal capacitor structure and its process flow |
JP2002043842A (en) | 2000-07-26 | 2002-02-08 | Oki Electric Ind Co Ltd | Lc resonance circuit and voltage-controlled oscillator |
US6545547B2 (en) | 2000-08-18 | 2003-04-08 | Texas Instruments Incorporated | Method for tuning a VCO using a phase lock loop |
US6448858B1 (en) | 2000-09-15 | 2002-09-10 | International Business Machines Corporation | Mask layout for sidefed RF power amplifier |
US6370372B1 (en) | 2000-09-25 | 2002-04-09 | Conexant Systems, Inc. | Subharmonic mixer circuit and method |
US6521939B1 (en) | 2000-09-29 | 2003-02-18 | Chartered Semiconductor Manufacturing Ltd. | High performance integrated varactor on silicon |
US6593838B2 (en) | 2000-12-19 | 2003-07-15 | Atheros Communications Inc. | Planar inductor with segmented conductive plane |
US6480137B2 (en) | 2001-02-28 | 2002-11-12 | Texas Instruments Incorporated | Method of generating matched capacitor arrays |
US6608363B1 (en) | 2001-03-01 | 2003-08-19 | Skyworks Solutions, Inc. | Transformer comprising stacked inductors |
KR100725935B1 (en) | 2001-03-23 | 2007-06-11 | 삼성전자주식회사 | Phase locked loop circuit for fractional-n frequency synthesizer |
DE60219712T2 (en) | 2001-04-19 | 2008-02-28 | Interuniversitair Microelektronica Centrum Vzw | Manufacture of integrated tunable / switchable passive micro and millimeter wave modules |
US6596579B1 (en) | 2001-04-27 | 2003-07-22 | Lsi Logic Corporation | Method of forming analog capacitor dual damascene process |
US6573568B2 (en) | 2001-06-01 | 2003-06-03 | Winbond Electronics Corp. | ESD protection devices and methods for reducing trigger voltage |
US6728942B2 (en) | 2001-06-12 | 2004-04-27 | Conexant Systems, Inc. | Method and system for predictive MOSFET layout generation with reduced design cycle |
US6639298B2 (en) | 2001-06-28 | 2003-10-28 | Agere Systems Inc. | Multi-layer inductor formed in a semiconductor substrate |
US6958522B2 (en) | 2001-07-05 | 2005-10-25 | International Business Machines Corporation | Method to fabricate passive components using conductive polymer |
JP4090222B2 (en) | 2001-07-17 | 2008-05-28 | 株式会社ルネサステクノロジ | Semiconductor integrated circuit, method for designing semiconductor integrated circuit, and program for designing semiconductor integrated circuit |
KR20040015383A (en) | 2001-08-03 | 2004-02-18 | 코닌클리즈케 필립스 일렉트로닉스 엔.브이. | Analog fir-filter |
US6588002B1 (en) | 2001-08-28 | 2003-07-01 | Conexant Systems, Inc. | Method and system for predictive layout generation for inductors with reduced design cycle |
US6461914B1 (en) | 2001-08-29 | 2002-10-08 | Motorola, Inc. | Process for making a MIM capacitor |
US6700771B2 (en) | 2001-08-30 | 2004-03-02 | Micron Technology, Inc. | Decoupling capacitor for high frequency noise immunity |
US6668358B2 (en) | 2001-10-01 | 2003-12-23 | International Business Machines Corporation | Dual threshold gate array or standard cell power saving library circuits |
TW531984B (en) | 2001-10-02 | 2003-05-11 | Univ Singapore | Method and apparatus for ultra wide-band communication system using multiple detectors |
US6625077B2 (en) | 2001-10-11 | 2003-09-23 | Cascade Semiconductor Corporation | Asynchronous hidden refresh of semiconductor memory |
US20030076636A1 (en) | 2001-10-23 | 2003-04-24 | Ming-Dou Ker | On-chip ESD protection circuit with a substrate-triggered SCR device |
US7169679B2 (en) | 2002-01-07 | 2007-01-30 | Honeywell International Inc. | Varactor with improved tuning range |
JP3877597B2 (en) | 2002-01-21 | 2007-02-07 | シャープ株式会社 | Multi-terminal MOS varactor |
US6833756B2 (en) | 2002-01-24 | 2004-12-21 | Broadcom Corporation | Input buffer amplifier with centroidal layout |
DE10214068B4 (en) | 2002-03-28 | 2009-02-19 | Advanced Micro Devices, Inc., Sunnyvale | ESD protection circuit for radio frequency output connections in an integrated circuit |
US6720608B2 (en) | 2002-05-22 | 2004-04-13 | United Microelectronics Corp. | Metal-insulator-metal capacitor structure |
US6830966B2 (en) | 2002-06-12 | 2004-12-14 | Chartered Semiconductor Manufacturing Ltd. | Fully silicided NMOS device for electrostatic discharge protection |
US6756656B2 (en) | 2002-07-11 | 2004-06-29 | Globespanvirata Incorporated | Inductor device with patterned ground shield and ribbing |
KR100482365B1 (en) | 2002-07-12 | 2005-04-13 | 삼성전자주식회사 | Refresh control circuits in pseudo sram device and method same |
US6841847B2 (en) | 2002-09-04 | 2005-01-11 | Chartered Semiconductor Manufacturing, Ltd. | 3-D spiral stacked inductor on semiconductor material |
TW575989B (en) | 2002-09-25 | 2004-02-11 | Mediatek Inc | NPN Darlington ESD protection circuit |
US6810242B2 (en) | 2002-09-30 | 2004-10-26 | Skyworks Solutions, Inc. | Subharmonic mixer |
US6885534B2 (en) | 2002-10-21 | 2005-04-26 | Silicon Integrated Systems Corporation | Electrostatic discharge protection device for giga-hertz radio frequency integrated circuits with varactor-LC tanks |
US6724677B1 (en) | 2002-11-15 | 2004-04-20 | Macronix International Co., Ltd. | ESD device used with high-voltage input pad |
US6853272B1 (en) | 2002-11-15 | 2005-02-08 | National Semiconductor Corporation | Linear voltage controlled capacitance circuit |
US6909149B2 (en) | 2003-04-16 | 2005-06-21 | Sarnoff Corporation | Low voltage silicon controlled rectifier (SCR) for electrostatic discharge (ESD) protection of silicon-on-insulator technologies |
EP1478045B1 (en) | 2003-05-16 | 2012-06-06 | Panasonic Corporation | Mutual induction circuit |
US7064618B2 (en) | 2003-09-29 | 2006-06-20 | Intel Corporation | PLL with swappable tuning loops |
US6927638B2 (en) | 2003-09-29 | 2005-08-09 | Intel Corporation | PLL with multiple tuning loops |
US6990030B2 (en) | 2003-10-21 | 2006-01-24 | Hewlett-Packard Development Company, L.P. | Magnetic memory having a calibration system |
JP4567314B2 (en) | 2003-10-24 | 2010-10-20 | 富士通セミコンダクター株式会社 | Semiconductor device and manufacturing method thereof |
US7027276B2 (en) | 2004-04-21 | 2006-04-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | High voltage ESD protection circuit with low voltage transistors |
TWI296159B (en) | 2004-07-06 | 2008-04-21 | Realtek Semiconductor Corp | Mos varactor and method for making the same |
TWI259043B (en) | 2004-11-19 | 2006-07-21 | Realtek Semiconductor Corp | Structure of circuit layout and method thereof |
US7262069B2 (en) | 2005-06-07 | 2007-08-28 | Freescale Semiconductor, Inc. | 3-D inductor and transformer devices in MRAM embedded integrated circuits |
US20070024325A1 (en) | 2005-08-01 | 2007-02-01 | Chung-Kuang Chen | Sense amplifier with input offset compensation |
US20070102745A1 (en) | 2005-11-04 | 2007-05-10 | Tsun-Lai Hsu | Capacitor structure |
US7274085B1 (en) | 2006-03-09 | 2007-09-25 | United Microelectronics Corp. | Capacitor structure |
US7365627B2 (en) | 2006-03-14 | 2008-04-29 | United Microelectronics Corp. | Metal-insulator-metal transformer and method for manufacturing the same |
US7705428B2 (en) | 2006-03-21 | 2010-04-27 | United Microelectronics Corp. | Varactor |
US7498918B2 (en) | 2006-04-04 | 2009-03-03 | United Microelectronics Corp. | Inductor structure |
US7367113B2 (en) | 2006-04-06 | 2008-05-06 | United Microelectronics Corp. | Method for fabricating a transformer integrated with a semiconductor structure |
US20070249294A1 (en) | 2006-04-20 | 2007-10-25 | Chang-Ching Wu | Transmit-receive switch for ultrawideband and method for isolating transmitting and receiving signal thereof |
US7672100B2 (en) | 2006-05-23 | 2010-03-02 | Sofics Bvba | Electrostatic discharge protection structures with reduced latch-up risks |
US20070296055A1 (en) | 2006-06-23 | 2007-12-27 | Albert Kuo Huei Yen | Rf integrated circuit with esd protection and esd protection apparatus thereof |
US7948055B2 (en) | 2006-08-31 | 2011-05-24 | United Microelectronics Corp. | Inductor formed on semiconductor substrate |
US20080185679A1 (en) | 2006-10-19 | 2008-08-07 | United Microelectronics Corp. | Inductor layout and manufacturing method thereof |
US7656264B2 (en) | 2006-10-19 | 2010-02-02 | United Microelectronics Corp. | High coupling factor transformer and manufacturing method thereof |
US7653885B2 (en) | 2007-02-05 | 2010-01-26 | Cadence Design Systems, Inc. | Selection of cells from a multiple threshold voltage cell library for optimized mapping to a multi-Vt circuit |
US20080200132A1 (en) | 2007-02-15 | 2008-08-21 | United Microelectronics Corp. | Method for producing layout of semiconductor integrated circuit with radio frequency devices |
US7368761B1 (en) | 2007-03-08 | 2008-05-06 | United Microelectronics Corp. | Electrostatic discharge protection device and fabrication method thereof |
US7405642B1 (en) | 2007-03-09 | 2008-07-29 | United Microelectronics Corp. | Three dimensional transformer |
US7872676B2 (en) | 2007-07-13 | 2011-01-18 | Micron Technology, Inc. | Methods, systems, and devices for offset compensation in CMOC imagers |
US8641419B2 (en) | 2007-07-25 | 2014-02-04 | David J. Clark | Methods and devices for fixed dental restoration |
US8102203B2 (en) | 2007-09-25 | 2012-01-24 | Oracle America, Inc. | Offset cancellation in a capacitively coupled amplifier |
US7872852B2 (en) | 2008-02-12 | 2011-01-18 | United Microelectronics Corp. | Conductive structure having capacitor |
US7915135B2 (en) | 2009-04-30 | 2011-03-29 | United Microelectronics Corp. | Method of making multi-layer structure for metal-insulator-metal capacitor |
US8125840B2 (en) | 2009-08-31 | 2012-02-28 | International Business Machines Corporation | Reference level generation with offset compensation for sense amplifier |
-
2012
- 2012-01-03 US US13/342,253 patent/US8493806B1/en active Active
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9484872B1 (en) * | 2015-06-17 | 2016-11-01 | Stmicroelectronics S.R.L. | Amplifier circuit with static consumption control and corresponding control method |
US10311919B2 (en) * | 2017-07-27 | 2019-06-04 | Micron Technology, Inc. | Apparatuses and methods for calibrating sense amplifiers in a semiconductor memory |
US10529389B2 (en) | 2017-07-27 | 2020-01-07 | Micron Technology, Inc. | Apparatuses and methods for calibrating sense amplifiers in a semiconductor memory |
US20220101890A1 (en) * | 2020-09-28 | 2022-03-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device, sense amplifier and method for mismatch compensation |
US11574657B2 (en) * | 2020-09-28 | 2023-02-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device, sense amplifier and method for mismatch compensation |
Also Published As
Publication number | Publication date |
---|---|
US8493806B1 (en) | 2013-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8493806B1 (en) | Sense-amplifier circuit of memory and calibrating method thereof | |
US7649373B2 (en) | Semiconductor integrated circuit with voltage drop detector | |
US7746717B1 (en) | Desensitizing static random access memory (SRAM) to process variation | |
US7724595B2 (en) | Current-mode sense amplifier and sense amplifying method | |
US6301180B1 (en) | Sense amplifier circuit and semiconductor storage device | |
US9036405B1 (en) | Memory sense amplifier with multiple modes of operation | |
JP2009211733A (en) | Magnetic storage device | |
US10482931B1 (en) | Reversed bias compensation for sense amplifier operation | |
US9792962B1 (en) | Sense amplifier for memory device | |
US8391091B2 (en) | Anti-fuse circuit and method for anti-fuse programming and test thereof | |
JP2007134034A (en) | Apparatus for controlling column selecting signal of semiconductor memory and method for controlling the same | |
KR101558072B1 (en) | Circuits and methods for memory | |
US20160315611A1 (en) | Body bias multiplexer for stress-free transmission of positive and negative supplies | |
JP5278971B2 (en) | SRAM device | |
US8189413B2 (en) | Semiconductor memory device, test method thereof and semiconductor device | |
US6490212B1 (en) | Bitline precharge matching | |
US8392132B2 (en) | Process variation detection apparatus and process variation detection method | |
US20070121401A1 (en) | Precharge apparatus | |
TWI517175B (en) | Sense amplifier circuit of memorys and calibration method thereof | |
US11735264B2 (en) | Drive circuit and electronic device | |
EP2437396A1 (en) | A/d conversion integrated circuit | |
US10902888B2 (en) | Sense amplifier, semiconductor storage device, information processing apparatus, and reading method | |
US20110026561A1 (en) | Temperature information outputting circuit and a semiconductor memory apparatus using the same | |
US8643397B2 (en) | Transistor array for testing | |
US20110051488A1 (en) | Semiconductor memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNITED MICROELECTRONICS CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEN, SHI-WEN;REEL/FRAME:027467/0813 Effective date: 20111228 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |