US20130162322A1 - High speed low loss gate drive circuit - Google Patents
High speed low loss gate drive circuit Download PDFInfo
- Publication number
- US20130162322A1 US20130162322A1 US13/336,669 US201113336669A US2013162322A1 US 20130162322 A1 US20130162322 A1 US 20130162322A1 US 201113336669 A US201113336669 A US 201113336669A US 2013162322 A1 US2013162322 A1 US 2013162322A1
- Authority
- US
- United States
- Prior art keywords
- gate
- drive circuit
- gate drive
- circuit according
- full bridge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 49
- 239000003990 capacitor Substances 0.000 claims description 17
- 230000036039 immunity Effects 0.000 claims description 6
- 230000004044 response Effects 0.000 claims description 2
- 230000008878 coupling Effects 0.000 claims 1
- 238000010168 coupling process Methods 0.000 claims 1
- 238000005859 coupling reaction Methods 0.000 claims 1
- 238000000034 method Methods 0.000 description 11
- 238000010586 diagram Methods 0.000 description 10
- 230000000694 effects Effects 0.000 description 7
- 230000003071 parasitic effect Effects 0.000 description 7
- 238000007599 discharging Methods 0.000 description 6
- 230000001052 transient effect Effects 0.000 description 6
- 230000001939 inductive effect Effects 0.000 description 5
- 230000009286 beneficial effect Effects 0.000 description 3
- 238000000750 constant-initial-state spectroscopy Methods 0.000 description 3
- 238000011084 recovery Methods 0.000 description 3
- 239000008186 active pharmaceutical agent Substances 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 230000002349 favourable effect Effects 0.000 description 2
- 230000008713 feedback mechanism Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000009897 systematic effect Effects 0.000 description 2
- UXUFTKZYJYGMGO-CMCWBKRRSA-N (2s,3s,4r,5r)-5-[6-amino-2-[2-[4-[3-(2-aminoethylamino)-3-oxopropyl]phenyl]ethylamino]purin-9-yl]-n-ethyl-3,4-dihydroxyoxolane-2-carboxamide Chemical compound O[C@@H]1[C@H](O)[C@@H](C(=O)NCC)O[C@H]1N1C2=NC(NCCC=3C=CC(CCC(=O)NCCN)=CC=3)=NC(N)=C2N=C1 UXUFTKZYJYGMGO-CMCWBKRRSA-N 0.000 description 1
- 239000003985 ceramic capacitor Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000001976 improved effect Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000003534 oscillatory effect Effects 0.000 description 1
- 238000004064 recycling Methods 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/04—Modifications for accelerating switching
- H03K17/041—Modifications for accelerating switching without feedback from the output circuit to the control circuit
- H03K17/0412—Modifications for accelerating switching without feedback from the output circuit to the control circuit by measures taken in the control circuit
- H03K17/04123—Modifications for accelerating switching without feedback from the output circuit to the control circuit by measures taken in the control circuit in field-effect transistor switches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
- H03K17/163—Soft switching
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
- H03K2217/009—Resonant driver circuits
Definitions
- the subject matter of this disclosure relates generally to electronic gate drive circuits and more particularly to a system and method for providing a high speed, low loss gate drive circuit for semiconductor switches such as, without limitation, metal oxide semiconductor field effect transistor (MOSFET) switches, insulated gate bipolar transistor (IGBT) switches, and thyristor switches.
- MOSFET metal oxide semiconductor field effect transistor
- IGBT insulated gate bipolar transistor
- a conventional gate driver circuit 10 is typically implemented in an IC that consists of a pair of N and P-channel low voltage MOSFETs.
- C ISS C gs +C gd
- the conventional gate driver ICs are easy to use, they usually suffer from two major issues.
- One issue is related to the gate driver power losses and the other is related to the operation modes of the power switch they drive. Since the resistance is in the charging and discharging path the gate driver loses approximately twice the energy stored in the power switch's input capacitance each time the switch goes through an on and off cycle. Therefore the gate driver power loss is simply proportional to the operation frequency. Nevertheless high frequency operation provides fast transient response, small component size and superior power density.
- FIG. 2 shows a half-bridge model 20 with important parasitic components included.
- the half-bridge configuration is widely used in applications such as high power hard or soft switching, high frequency low voltage synchronous rectifier power supplies, and soft switching resonant converters. It also represents a so-called clamped inductive switching model where most MOSFET transistors and high speed drive circuit work in that operating mode.
- the turn-off procedure of the power switches can be roughly categorized into four time intervals: 1) turn-off delay interval where C ISS is discharged from its initial value to the Miller plateau level; 2) Miller plateau interval where the drain-to-source voltage rises from I D R DS(on) to the final V DS(off) level clamped by the body diode of the complementary switch and the gate current is strictly discharging C gd ; 3) linear interval where the gate voltage resumes falling from V GS,Miller to V th and the drain current of the power switch decreases following the declining of gate-to-source voltage; 4) fully off interval where the C ISS is fully discharged.
- the turn-on procedure is back tracking the turn-off steps. It is intuitively obvious that switching losses exist due to high current and high voltage being present in the power device simultaneously for a short period corresponding to the Miller plateau interval when the drain voltage goes through its switching transient and linear interval when the drain current changes responding to the change in the gate voltage. It becomes essential to shorten these two intervals to reduce the switching losses of the power switch.
- the dv/dt limit of the power switch sets the up speed limit of the switching transient time.
- the dv/dt limit describes an unintentional turn-on phenomenon caused by the current flowing through the gate-drain capacitor and generating a positive gate-to-source voltage when the drain-to-source voltage rises rapidly. Since the turn-on threshold voltage V th changes with an approximately ⁇ 7 mV/° C. temperature coefficient, MOSFET transistors are more susceptible to dv/dt when operating at elevated temperature. Therefore the effect of high junction temperature must be taken into account.
- the parasitic inductive components alter the current and voltage waveforms that exhibit a profound effect on switching performance.
- the most important parasitic inductive components are the source inductance L S and drain inductance L D as shown in FIG. 2 .
- the source inductance L S not only causes the oscillatory spikes observed in most gate drive circuit, it also shows a negative feedback effect whenever the drain current of the device is changing rapidly. This feedback mechanism establishes a delicate balance of gate current and drain di/dt.
- the drain inductance L D acts as a beneficial turn-on snubber but produces an overshoot in the drain-to-source and an increase in turn-off switching losses.
- gate driver turn-off capability has more profound impact on the power device switching losses, dv/dt limit and di/dt EMI performance than the turn-on characteristic does, especially in the typical application shown in FIG. 2 .
- the turn-on speed is usually limited by the turn-off, or reverse recovery speed of the diode, not by the strength of the gate drive circuit. Therefore, it is beneficial to match the diode switching characteristics.
- the Miller effect is not present since the drain-to-source voltage is practically zero when the gate is turned-on, or the turn-on of power switch starts with the turn-off of the other complementary power switch.
- the turn-off speed of the power MOSFET on the other side depends almost solely on the gate drive circuit.
- the gate driver circuit is required to handle the maximum dv/dt that can occur under worst case conditions; for example, most resonant and soft switching converters can force a dv/dt across the power switch right after its turn-off instance due to the power stage resonant components.
- the embodiments of the present invention described herein provide a systematic approach for driving a power semiconductor switching device of a high frequency converter in a new and improved high speed low loss gate driver circuit.
- the new gate driver circuit comprises a full bridge configuration with an inductor connected between the mid points of the bridge.
- Two capacitors, Cpos and Cneg, connected in series, are coupled into the DC link of the bridge with a gate DC power supply Vc as an input.
- the low voltage switches are controlled in way that the gate driver circuit provides a programmable magnitude of the discharge current to turn the power switch device off fast enough to reduce turn-off switching loss and keep voltage overshoot in a safe limit
- a negative voltage bias is applied to the gate to maximize the dv/dt immunity for the power MOSFET when it is in an off state.
- the gate driver circuit provides a tunable turn-on current to match switching characteristics of other power devices used in a practical application. Furthermore, the gate driver circuit recovers turn-on/off gate energies stored in the input capacitance of the power switch to ensure a high frequency operation.
- FIG. 1 is a conventional gate driver schematic diagram
- FIG. 2 is a schematic diagram of a half-bridge model with parasitic components
- FIG. 3 is a circuit diagram of a gate driver circuit according to a preferred first embodiment of the present invention.
- FIG. 4 is a topological stages showing a preferred operation of the preferred first embodiment of the present invention.
- FIG. 5 is a timing diagram according to one embodiment of the present invention.
- FIG. 6 is an exemplary scheme of duty ratio control according to one embodiment of the present invention.
- FIG. 7 is a circuit diagram showing the gate driver circuits used in a half-bridge configuration
- FIG. 8 is a circuit diagram according to a second embodiment of the invention.
- FIG. 9 is a circuit diagram according to a third embodiment of the invention.
- FIG. 10 is a circuit diagram according to a fourth embodiment of the invention.
- an embodied gate driver circuit provides a fast turn-off transient with reduced power switching losses and a controllable overshoot.
- the turn-on procedure matches switching characteristics of other power component in the power stage and maximizes dv/dt immunity with a negative voltage clamped to the gate when it is in an off state. Meanwhile, the gate driver losses are kept low to ensure a higher switching frequency operation.
- FIG. 3 is a circuit diagram of a gate driver circuit 30 according to a preferred first embodiment of the present invention.
- two capacitors 21 , 22 are connected in series forming a voltage divider.
- the voltage divider ratio could be simply determined by a high resistive resistor divider connected in parallel with the capacitor pair.
- These two capacitors 21 , 22 preferably have a low ESR (equivalent series resistance) and a low ESL (equivalent series inductance) with a compact size, such as SM (surface mount) ceramic capacitors.
- the SM capacitor Cneg 22 and the low voltage MOSFET S 3 are arranged closely both physically and electrically so that a very small loop area possible is formed with the gate input capacitance of the power switch to maximize the dv/dt immunity.
- the loop area formed by MOSFET S 4 , Lg, gate input capacitance and Cneg is less important in the electromagnetic susceptibility point of view, but it is favorable to make it small so that the high turn-off current transients are localized to reduce EMI noise generation.
- the loop formed by MOSFET S 2 , Lg, gate input capacitance and Cpos is mainly for the turn-on transient and it is also favorable to have a small area to confine EMI noise generation.
- the loop area formed by the MOSFET S 1 , Cpos and the gate input capacitance is not necessary very tight since the main function of this part of the circuit is to fully enhance the conducting channel of the power switch by applying a higher gate drive voltage.
- the turn-off procedure begins with the turn-on of S 4 .
- a current is established through Lg that increases linearly with time until the magnitude reaches a preset value such that S 1 is turned-off at time t 1 [stage t 0 -t 1 ].
- the energy stored in Lg together with the voltage on Cneg 22 discharges the gate capacitor Cm rapidly so that the power switch transverses a turn-on delay, wherein a Miller plateau period and linear interval speedily precede the fully turn-off stage [stage t 1 -t 2 ].
- the high discharging current helps alleviate the di/dt induced voltage overshoot by deviating Id through C GD .
- the body diode of MOSFET S 3 is forced on when the gate voltage reaches the voltage on Cneg 22 , ensuring that the current i Lg is freewheeling in the loop formed by S 4 and S 3 [stage t 2 -t 3 ].
- S 3 is turned-on any time during this stage. This stage ends with the turn-off of S 4 causing inductor energy recovery back to the power supply [stage t 3 -t 4 ].
- the inductor current reduces linearly until it reaches zero at time t 4 .
- FIG. 6 illustrates an exemplary scheme of duty ratio control according to one embodiment of the present invention.
- the exemplary scheme depicts generation of the control timing from a typical PWM controller.
- Vd is a control voltage output for comparing a rising ramp saw-tooth PWM carrier that determines the duty ratio D.
- Voltages Vt 1 and Vt 2 generate two control signals Sa and Sb, respectively.
- the time duration of t 1 and t 2 is proportional to the voltage magnitude of Vt 1 and Vt 2 , where Vt 1 is the voltage difference from the carrier magnitude and Vt 1 is the voltage difference from the Vd. Therefore, the falling edge of Sa and Sb defines the PWM duty ratio, and now it is very easy to generate S 1 to S 4 from Sab (a combination of Sa and Sb) with a simple logic circuit. As already described herein, the duration of Sb determines the turn-off discharging current magnitude while the duration of Sa determines the turn-on charging current magnitude.
- a feedback mechanism may be introduced to dynamically control the turn-off/-on procedure of the gate drive circuit 30 by changing the magnitude of Vt 1 and/or Vt 2 .
- the gate drive circuit 30 becomes a closed loop with a power stage that achieves superior performance beyond that achievable by a more conventional gate driver circuit. It should be noted, the embodied scheme is easily adapted for use with a falling ramp saw-tooth PWM, a symmetrical PWM and a digital PWM as well.
- FIG. 7 illustrates an exemplary gate driver circuit topology when the embodied gate driver is used in a half-bridge configuration 70 .
- These two gate drive circuits 72 , 74 operate in harmony using the principles described herein to ensure a best match for respective speed and dv/dt immunity under all operating condition with lowest switching losses possible.
- FIG. 8 and FIG. 9 illustrate gate driver circuit embodiments 80 and 90 respectively.
- Gate driver circuits 80 , 90 use asymmetrical discharging/charging inductance 82 , 84 and 92 , 94 respectively to again provide fast turn-off speed and turn-on with an added flexibility.
- FIG. 10 illustrates another gate drive circuit embodiment 100 , where a negative voltage is generated with Cneg 102 and a zener+diode branch 104 .
Landscapes
- Power Conversion In General (AREA)
Abstract
Description
- The subject matter of this disclosure relates generally to electronic gate drive circuits and more particularly to a system and method for providing a high speed, low loss gate drive circuit for semiconductor switches such as, without limitation, metal oxide semiconductor field effect transistor (MOSFET) switches, insulated gate bipolar transistor (IGBT) switches, and thyristor switches.
- Turn-on and turn-off speeds of some types of semiconductor switches such as MOSFET switches and IGBT switches are disadvantageously limited by R-C circuit elements when employed in conventional voltage source gate drive circuits. Such voltage source gate drive circuits further suffer from lost gate charge.
- As shown in
FIG. 1 , a conventionalgate driver circuit 10 is typically implemented in an IC that consists of a pair of N and P-channel low voltage MOSFETs. When the control signal Vsig turns on the upper P-channel MOSFET, a charging current goes from Vc through a gate resistor Rg, internal gate mesh resistance Rg_i, to charge up the gate input capacitance, CISS(=Cgs+Cgd), of the power switch, SW, causing it turn on. When the control signal Vsig turns off the P-channel switch and turns on the lower N-channel switch, a discharging current discharges the input capacitance thereof and the SW is turned off. - Although the conventional gate driver ICs are easy to use, they usually suffer from two major issues. One issue is related to the gate driver power losses and the other is related to the operation modes of the power switch they drive. Since the resistance is in the charging and discharging path the gate driver loses approximately twice the energy stored in the power switch's input capacitance each time the switch goes through an on and off cycle. Therefore the gate driver power loss is simply proportional to the operation frequency. Nevertheless high frequency operation provides fast transient response, small component size and superior power density.
- There is a steady trend to increase converters' switching frequency continuously over the past decades. The gate driver loss becomes a limiting factor when the operation frequency enters MHz region. Thanks to the great demand on the computer and telecommunication power converters, significant efforts have been made to find innovative ways to reduce the gate driver losses. A fair amount of reference papers and patents can be found in literature, such as Steigerwald, Robert L. (Burnt Hills, N.Y.) U.S. Pat. No. 5,010,261 , “Lossless gate driver circuit for a high frequency converter,” Maksimovic, D.; “ A MOS gate drive with resonant transitions,” IEEE PESC '91 Record., Page(s): 527-532, Yuhui Chen; etc. “A resonant MOSFET gate driver with efficient energy recovery,” IEEE Transactions on Power Electronics, Volume: 19 , Issue: 2, 2004 , Page(s): 470-477, de Vries, I. D.; “A resonant power MOSFET/IGBT gate driver,” IEEE APEC 2002. Page(s): 179-185 vol. 1, Faye, Li, U.S. Pat. No. 6,650,169, “Gate driver apparatus having an energy recovering circuit,” Inoshita, Ryousuke (Nishikamo-gun, JP), U.S. Pat. No. 7,091,753 ,“Gate driving circuit,” Omura, Ichiro (Yokohama, JP), U.S. Pat. No. 7,459,945, “Gate driving circuit and gate driving method of power MOSFET,” Yang, Zhihua (Kingston, Calif.), Liu, Yan-fei (Kingston, Calif.), U.S. Pat. No. 7,612,602, “Resonant gate drive circuits,” etc., to name a few.
- The above mentioned references mostly achieve the goal of lowering gate driver losses. They, however, lack a systematic approach to deal with the issues associated with the power switch operation modes where the effects of parasitic components as well as transient and extreme operating conditions are important.
-
FIG. 2 shows a half-bridge model 20 with important parasitic components included. The half-bridge configuration is widely used in applications such as high power hard or soft switching, high frequency low voltage synchronous rectifier power supplies, and soft switching resonant converters. It also represents a so-called clamped inductive switching model where most MOSFET transistors and high speed drive circuit work in that operating mode. - The turn-off procedure of the power switches can be roughly categorized into four time intervals: 1) turn-off delay interval where CISS is discharged from its initial value to the Miller plateau level; 2) Miller plateau interval where the drain-to-source voltage rises from IDRDS(on) to the final VDS(off) level clamped by the body diode of the complementary switch and the gate current is strictly discharging Cgd; 3) linear interval where the gate voltage resumes falling from VGS,Miller to Vth and the drain current of the power switch decreases following the declining of gate-to-source voltage; 4) fully off interval where the CISS is fully discharged.
- The turn-on procedure is back tracking the turn-off steps. It is intuitively obvious that switching losses exist due to high current and high voltage being present in the power device simultaneously for a short period corresponding to the Miller plateau interval when the drain voltage goes through its switching transient and linear interval when the drain current changes responding to the change in the gate voltage. It becomes essential to shorten these two intervals to reduce the switching losses of the power switch.
- In practical applications, the effects of parasitic components and dv/dt limits have to be taken into account since the shapes of the current and voltage, as well as the switching times during the switching procedure are altered significantly when the parasitic inductive components come into play. The dv/dt limit of the power switch sets the up speed limit of the switching transient time. The dv/dt limit describes an unintentional turn-on phenomenon caused by the current flowing through the gate-drain capacitor and generating a positive gate-to-source voltage when the drain-to-source voltage rises rapidly. Since the turn-on threshold voltage Vth changes with an approximately −7 mV/° C. temperature coefficient, MOSFET transistors are more susceptible to dv/dt when operating at elevated temperature. Therefore the effect of high junction temperature must be taken into account.
- As discussed herein, the parasitic inductive components alter the current and voltage waveforms that exhibit a profound effect on switching performance. The most important parasitic inductive components are the source inductance LS and drain inductance LD as shown in
FIG. 2 . The source inductance LS not only causes the oscillatory spikes observed in most gate drive circuit, it also shows a negative feedback effect whenever the drain current of the device is changing rapidly. This feedback mechanism establishes a delicate balance of gate current and drain di/dt. The drain inductance LD on the other hand acts as a beneficial turn-on snubber but produces an overshoot in the drain-to-source and an increase in turn-off switching losses. - To further improve gate driver performance, it is important to recognize that gate driver turn-off capability has more profound impact on the power device switching losses, dv/dt limit and di/dt EMI performance than the turn-on characteristic does, especially in the typical application shown in
FIG. 2 . In the hard switching case the turn-on speed is usually limited by the turn-off, or reverse recovery speed of the diode, not by the strength of the gate drive circuit. Therefore, it is beneficial to match the diode switching characteristics. - In a zero-voltage-switching case, the Miller effect is not present since the drain-to-source voltage is practically zero when the gate is turned-on, or the turn-on of power switch starts with the turn-off of the other complementary power switch. The turn-off speed of the power MOSFET on the other side depends almost solely on the gate drive circuit. The gate driver circuit, however, is required to handle the maximum dv/dt that can occur under worst case conditions; for example, most resonant and soft switching converters can force a dv/dt across the power switch right after its turn-off instance due to the power stage resonant components.
- It would be both advantageous and beneficial to provide a high speed, low loss gate drive circuit that overcomes the foregoing disadvantages generally associated with conventional voltage source gate drive circuits.
- The embodiments of the present invention described herein provide a systematic approach for driving a power semiconductor switching device of a high frequency converter in a new and improved high speed low loss gate driver circuit. The new gate driver circuit comprises a full bridge configuration with an inductor connected between the mid points of the bridge. Two capacitors, Cpos and Cneg, connected in series, are coupled into the DC link of the bridge with a gate DC power supply Vc as an input. The low voltage switches are controlled in way that the gate driver circuit provides a programmable magnitude of the discharge current to turn the power switch device off fast enough to reduce turn-off switching loss and keep voltage overshoot in a safe limit A negative voltage bias is applied to the gate to maximize the dv/dt immunity for the power MOSFET when it is in an off state. The gate driver circuit provides a tunable turn-on current to match switching characteristics of other power devices used in a practical application. Furthermore, the gate driver circuit recovers turn-on/off gate energies stored in the input capacitance of the power switch to ensure a high frequency operation.
- The above and further features and advantages of the present invention will become apparent when reading the detailed description of the preferred embodiments with the accompanying drawings in which:
-
FIG. 1 is a conventional gate driver schematic diagram -
FIG. 2 is a schematic diagram of a half-bridge model with parasitic components; -
FIG. 3 is a circuit diagram of a gate driver circuit according to a preferred first embodiment of the present invention; -
FIG. 4 is a topological stages showing a preferred operation of the preferred first embodiment of the present invention; -
FIG. 5 is a timing diagram according to one embodiment of the present invention; -
FIG. 6 is an exemplary scheme of duty ratio control according to one embodiment of the present invention; -
FIG. 7 is a circuit diagram showing the gate driver circuits used in a half-bridge configuration; -
FIG. 8 is a circuit diagram according to a second embodiment of the invention; -
FIG. 9 is a circuit diagram according to a third embodiment of the invention; and -
FIG. 10 is a circuit diagram according to a fourth embodiment of the invention. - The embodiments of the present invention described herein are directed to a new gate driver scheme that controls power semiconductor switches with high performance. More specifically, an embodied gate driver circuit provides a fast turn-off transient with reduced power switching losses and a controllable overshoot. The turn-on procedure matches switching characteristics of other power component in the power stage and maximizes dv/dt immunity with a negative voltage clamped to the gate when it is in an off state. Meanwhile, the gate driver losses are kept low to ensure a higher switching frequency operation.
-
FIG. 3 is a circuit diagram of agate driver circuit 30 according to a preferred first embodiment of the present invention. As shown inFIG. 3 , twocapacitors capacitors SM capacitor Cneg 22 and the low voltage MOSFET S3 are arranged closely both physically and electrically so that a very small loop area possible is formed with the gate input capacitance of the power switch to maximize the dv/dt immunity. The loop area formed by MOSFET S4, Lg, gate input capacitance and Cneg is less important in the electromagnetic susceptibility point of view, but it is favorable to make it small so that the high turn-off current transients are localized to reduce EMI noise generation. The loop formed by MOSFET S2, Lg, gate input capacitance and Cpos is mainly for the turn-on transient and it is also favorable to have a small area to confine EMI noise generation. Unlike a conventional gate driver circuit, the loop area formed by the MOSFET S1, Cpos and the gate input capacitance is not necessary very tight since the main function of this part of the circuit is to fully enhance the conducting channel of the power switch by applying a higher gate drive voltage. - Referring to the topological stages and timing diagram shown in
FIG. 4 andFIG. 5 respectively, the turn-off procedure begins with the turn-on of S4. With the turn-on of S4, a current is established through Lg that increases linearly with time until the magnitude reaches a preset value such that S1 is turned-off at time t1 [stage t0-t1]. With the turn-off of S1, the energy stored in Lg together with the voltage onCneg 22 discharges the gate capacitor Cm rapidly so that the power switch transverses a turn-on delay, wherein a Miller plateau period and linear interval speedily precede the fully turn-off stage [stage t1-t2]. The high discharging current helps alleviate the di/dt induced voltage overshoot by deviating Id through CGD. The body diode of MOSFET S3 is forced on when the gate voltage reaches the voltage onCneg 22, ensuring that the current iLg is freewheeling in the loop formed by S4 and S3 [stage t2-t3]. S3 is turned-on any time during this stage. This stage ends with the turn-off of S4 causing inductor energy recovery back to the power supply [stage t3-t4]. The inductor current reduces linearly until it reaches zero at time t4. Since S3 has turned-on previously, the gate input is firmly clamped byCneg 22, and a positive gate-to-source voltage cannot be established even under severe dv/dt conditions [stage t4-t5]. Thegate driver circuit 30 remains in this stage until a control signal instructs the turn-on procedure at t5. At time t5, MOSFET S2 is turned on establishing a current through Lg [stage t5-t6]. With the turn-off of S3, the energy stored in Lg together withCpos 21 operate to charge the gate input Cm so that the power switch is turned on [stage t6-t7]. Under a hard switched clamped inductive power converter application, an optimum design solution would match the diode switching characteristic without over speeding the turn-on procedure; under most resonant and soft witching applications, the turn-on speed would be less of a concern as long as it turns on the power switch in time since the drain-to-source voltage is practically zero, making the Miller effect disappear. The body diode of S1 is turned on when the gate voltage reaches Vcpos, freewheeling the inductor current [stage t7-t8]. This stage ends when S2 is turned off, recycling inductor energy back to the gate power supply [stage t8-t9]. When the inductor current drops to zero, the body diode of S4 is turned off and completes a switching cycle [stage t9-t0]. - It becomes clear that the timing for the MOSFETs S1 to S4 is essential for a proper operation. It is important not to alter a normal PWM control or other control method used with a conventional gate driver circuit.
FIG. 6 illustrates an exemplary scheme of duty ratio control according to one embodiment of the present invention. The exemplary scheme depicts generation of the control timing from a typical PWM controller. Vd is a control voltage output for comparing a rising ramp saw-tooth PWM carrier that determines the duty ratio D. Voltages Vt1 and Vt2 generate two control signals Sa and Sb, respectively. Accordingly, the time duration of t1 and t2 is proportional to the voltage magnitude of Vt1 and Vt2, where Vt1 is the voltage difference from the carrier magnitude and Vt1 is the voltage difference from the Vd. Therefore, the falling edge of Sa and Sb defines the PWM duty ratio, and now it is very easy to generate S1 to S4 from Sab (a combination of Sa and Sb) with a simple logic circuit. As already described herein, the duration of Sb determines the turn-off discharging current magnitude while the duration of Sa determines the turn-on charging current magnitude. A feedback mechanism may be introduced to dynamically control the turn-off/-on procedure of thegate drive circuit 30 by changing the magnitude of Vt1 and/or Vt2. Now thegate drive circuit 30 becomes a closed loop with a power stage that achieves superior performance beyond that achievable by a more conventional gate driver circuit. It should be noted, the embodied scheme is easily adapted for use with a falling ramp saw-tooth PWM, a symmetrical PWM and a digital PWM as well. -
FIG. 7 illustrates an exemplary gate driver circuit topology when the embodied gate driver is used in a half-bridge configuration 70. These twogate drive circuits -
FIG. 8 andFIG. 9 illustrate gatedriver circuit embodiments Gate driver circuits inductance -
FIG. 10 illustrates another gatedrive circuit embodiment 100, where a negative voltage is generated withCneg 102 and a zener+diode branch 104. - While only certain features of the invention have been illustrated and described herein, many modifications and changes will occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the invention.
Claims (23)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/336,669 US8847631B2 (en) | 2011-12-23 | 2011-12-23 | High speed low loss gate drive circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/336,669 US8847631B2 (en) | 2011-12-23 | 2011-12-23 | High speed low loss gate drive circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
US20130162322A1 true US20130162322A1 (en) | 2013-06-27 |
US8847631B2 US8847631B2 (en) | 2014-09-30 |
Family
ID=48653917
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/336,669 Active US8847631B2 (en) | 2011-12-23 | 2011-12-23 | High speed low loss gate drive circuit |
Country Status (1)
Country | Link |
---|---|
US (1) | US8847631B2 (en) |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150138858A1 (en) * | 2013-11-15 | 2015-05-21 | Panasonic Intellectual Property Management Co., Ltd. | Driving apparatus and electric power converter |
CN106357096A (en) * | 2015-07-14 | 2017-01-25 | 英飞凌科技奥地利有限公司 | System and method for operating switching transistor |
US9584109B2 (en) | 2013-12-26 | 2017-02-28 | Huawei Technologies Co., Ltd. | Voltage regulator and resonant gate driver thereof |
US20180019739A1 (en) * | 2016-07-12 | 2018-01-18 | Denso Corporation | Switch drive circuit for switch reducing lc resonance |
CN107787556A (en) * | 2015-06-30 | 2018-03-09 | 弗罗纽斯国际有限公司 | Circuit arrangement for controlling transistor |
US20180138902A1 (en) * | 2016-11-14 | 2018-05-17 | Ford Global Technologies, Llc | Sensorless temperature compensation for power switching devices |
CN108377145A (en) * | 2017-01-31 | 2018-08-07 | 福特全球技术公司 | resonant gate driver |
US20180234088A1 (en) * | 2017-02-16 | 2018-08-16 | Texas Instruments Incorporated | Gate driver including gate sense circuit |
US10090792B2 (en) | 2016-12-08 | 2018-10-02 | Ford Global Technologies, Llc | Self-balancing parallel power devices with a temperature compensated gate driver |
US20180287601A1 (en) * | 2017-03-29 | 2018-10-04 | Ford Global Technologies, Llc | Single supply hybrid drive resonant gate driver |
US20180302084A1 (en) * | 2017-04-18 | 2018-10-18 | Upi Semiconductor Corporation | Power switch and semiconductor device thereof |
US20190058413A1 (en) * | 2017-08-21 | 2019-02-21 | Toyota Motor Engineering & Manufacturing North America, Inc. | Use of additional resistances and capacitances by optimization to solve gate voltage oscillation during short circuit turn-off protection for a semiconductor switch |
US10250249B1 (en) * | 2017-06-30 | 2019-04-02 | Bel Power Solutions Inc. | Recuperative gate drive circuit and method |
DE102014111438B4 (en) * | 2013-08-12 | 2020-03-26 | Infineon Technologies Ag | Power module and method for its production |
KR20210003573A (en) * | 2019-07-02 | 2021-01-12 | 성균관대학교산학협력단 | Pulse width modulation buck converter |
WO2021143450A1 (en) * | 2020-01-14 | 2021-07-22 | 北京集创北方科技股份有限公司 | Switch control circuit, multiplexer switch circuit and control method for multiplexer switch control circuit |
EP3896853A1 (en) * | 2020-04-16 | 2021-10-20 | Siemens Aktiengesellschaft | Method for controlling a semiconductor switch |
CN113937989A (en) * | 2021-11-16 | 2022-01-14 | 西安电子科技大学 | Drive circuit and method for inhibiting crosstalk and drain current overshoot of SiC MOSFET (Metal oxide semiconductor field Effect transistor) |
US20220029621A1 (en) * | 2017-12-06 | 2022-01-27 | Silanna Asia Pte Ltd | Controlled current manipulation for regenerative charging of gate capacitance |
US11296686B2 (en) * | 2019-06-04 | 2022-04-05 | Audi Ag | Method for operating an electrical circuit, electrical circuit, and motor vehicle |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8941417B2 (en) * | 2013-02-28 | 2015-01-27 | Texas Instruments Incorporated | Output driver for energy recovery from inductor based sensor |
US9531378B1 (en) | 2015-09-03 | 2016-12-27 | Toyota Motor Engineering & Manufacturing North America, Inc. | Method and apparatus for driving a power device |
US9722595B2 (en) | 2015-12-29 | 2017-08-01 | General Electric Company | Ultra high performance silicon carbide gate drivers |
US10050619B1 (en) | 2017-02-15 | 2018-08-14 | Abb Schweiz Ag | Feedback controller for resonant gate drive |
US10924106B2 (en) * | 2019-01-02 | 2021-02-16 | General Electric Company | Miller transition control gate drive circuit |
CN115133752A (en) * | 2021-03-25 | 2022-09-30 | 台达电子企业管理(上海)有限公司 | Drive device and control method thereof |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6650169B2 (en) * | 2001-10-01 | 2003-11-18 | Koninklijke Philips Electronics N.V. | Gate driver apparatus having an energy recovering circuit |
US6975098B2 (en) * | 2002-01-31 | 2005-12-13 | Vlt, Inc. | Factorized power architecture with point of load sine amplitude converters |
ATE490597T1 (en) * | 2003-07-04 | 2010-12-15 | Dialog Semiconductor Gmbh | HIGH VOLTAGE INTERFACE AND CONTROL CIRCUIT THEREOF |
US7265601B2 (en) | 2004-08-23 | 2007-09-04 | International Rectifier Corporation | Adaptive gate drive voltage circuit |
US7598792B2 (en) | 2005-01-31 | 2009-10-06 | Queen's University At Kingston | Resonant gate drive circuits |
US7612602B2 (en) * | 2005-01-31 | 2009-11-03 | Queen's University At Kingston | Resonant gate drive circuits |
JP4619812B2 (en) | 2005-02-16 | 2011-01-26 | 株式会社東芝 | Gate drive circuit |
US20070146020A1 (en) | 2005-11-29 | 2007-06-28 | Advanced Analogic Technologies, Inc | High Frequency Power MESFET Gate Drive Circuits |
FR2900289B1 (en) | 2006-04-20 | 2008-08-29 | Converteam Sas | SWITCHING CIRCUIT FOR SERIES IGBT SERIES |
US7285876B1 (en) | 2006-05-01 | 2007-10-23 | Raytheon Company | Regenerative gate drive circuit for power MOSFET |
JP5186095B2 (en) | 2006-10-02 | 2013-04-17 | 株式会社日立製作所 | Gate drive circuit |
US7586333B1 (en) | 2006-12-21 | 2009-09-08 | Cypress Semiconductor Corporation | High speed, low supply voltage tolerant bootstrapped word line driver with high voltage isolation |
US7812647B2 (en) | 2007-05-21 | 2010-10-12 | Advanced Analogic Technologies, Inc. | MOSFET gate drive with reduced power loss |
US7741896B2 (en) | 2008-02-15 | 2010-06-22 | Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. | High voltage drive circuit employing capacitive signal coupling and associated devices and methods |
DE102008024787A1 (en) | 2008-05-23 | 2009-12-10 | Converteam Technology Ltd., Rugby | Electrical circuit for driving a power semiconductor switching element |
US7679395B1 (en) | 2008-09-15 | 2010-03-16 | Integrated Device Technology, Inc. | Low-loss impedance-matched source-follower for repeating or switching signals on a high speed link |
FR2936114B1 (en) | 2008-09-15 | 2011-08-05 | Converteam Technology Ltd | VOLTAGE BALANCING CIRCUIT OF A PLURALITY OF IGBT TRANSISTORS CONNECTED IN SERIES |
-
2011
- 2011-12-23 US US13/336,669 patent/US8847631B2/en active Active
Cited By (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102014111438B4 (en) * | 2013-08-12 | 2020-03-26 | Infineon Technologies Ag | Power module and method for its production |
US9450517B2 (en) * | 2013-11-15 | 2016-09-20 | Panasonic Intellectual Property Management Co., Ltd. | Driving apparatus and electric power converter |
US20150138858A1 (en) * | 2013-11-15 | 2015-05-21 | Panasonic Intellectual Property Management Co., Ltd. | Driving apparatus and electric power converter |
US9584109B2 (en) | 2013-12-26 | 2017-02-28 | Huawei Technologies Co., Ltd. | Voltage regulator and resonant gate driver thereof |
US10038442B2 (en) * | 2015-06-30 | 2018-07-31 | Fronius International Gmbh | Circuit arrangement for controlling a transistor |
CN107787556A (en) * | 2015-06-30 | 2018-03-09 | 弗罗纽斯国际有限公司 | Circuit arrangement for controlling transistor |
CN106357096A (en) * | 2015-07-14 | 2017-01-25 | 英飞凌科技奥地利有限公司 | System and method for operating switching transistor |
US10615787B2 (en) * | 2016-07-12 | 2020-04-07 | Denso Corporation | Switch drive circuit for switch reducing LC resonance |
US20180019739A1 (en) * | 2016-07-12 | 2018-01-18 | Denso Corporation | Switch drive circuit for switch reducing lc resonance |
US10122357B2 (en) * | 2016-11-14 | 2018-11-06 | Ford Global Technologies, Llc | Sensorless temperature compensation for power switching devices |
US20180138902A1 (en) * | 2016-11-14 | 2018-05-17 | Ford Global Technologies, Llc | Sensorless temperature compensation for power switching devices |
US10090792B2 (en) | 2016-12-08 | 2018-10-02 | Ford Global Technologies, Llc | Self-balancing parallel power devices with a temperature compensated gate driver |
CN108377145A (en) * | 2017-01-31 | 2018-08-07 | 福特全球技术公司 | resonant gate driver |
US20180234088A1 (en) * | 2017-02-16 | 2018-08-16 | Texas Instruments Incorporated | Gate driver including gate sense circuit |
US10574226B2 (en) * | 2017-02-16 | 2020-02-25 | Texas Instruments Incorporated | Gate driver including gate sense circuit |
US20180287601A1 (en) * | 2017-03-29 | 2018-10-04 | Ford Global Technologies, Llc | Single supply hybrid drive resonant gate driver |
CN108696107A (en) * | 2017-03-29 | 2018-10-23 | 福特全球技术公司 | The hybrid power of single supply power supply drives resonant gate driver |
US10500959B2 (en) * | 2017-03-29 | 2019-12-10 | Ford Global Technologies, Llc | Single supply hybrid drive resonant gate driver |
US20180302084A1 (en) * | 2017-04-18 | 2018-10-18 | Upi Semiconductor Corporation | Power switch and semiconductor device thereof |
US10461741B2 (en) * | 2017-04-18 | 2019-10-29 | Upi Semiconductor Corporation | Power switch and semiconductor device thereof |
US10250249B1 (en) * | 2017-06-30 | 2019-04-02 | Bel Power Solutions Inc. | Recuperative gate drive circuit and method |
US10574152B2 (en) * | 2017-08-21 | 2020-02-25 | Toyota Motor Engineering & Manufacturing North America, Inc. | Use of additional resistances and capacitances by optimization to solve gate voltage oscillation during short circuit turn-off protection for a semiconductor switch |
US20190058413A1 (en) * | 2017-08-21 | 2019-02-21 | Toyota Motor Engineering & Manufacturing North America, Inc. | Use of additional resistances and capacitances by optimization to solve gate voltage oscillation during short circuit turn-off protection for a semiconductor switch |
US20220029621A1 (en) * | 2017-12-06 | 2022-01-27 | Silanna Asia Pte Ltd | Controlled current manipulation for regenerative charging of gate capacitance |
US11641203B2 (en) * | 2017-12-06 | 2023-05-02 | Silanna Asia Pte Ltd | Controlled current manipulation for regenerative charging of gate capacitance |
US11996836B2 (en) * | 2017-12-06 | 2024-05-28 | Silanna Asia Pte Ltd | Controlled current manipulation for regenerative charging of gate capacitance |
US11296686B2 (en) * | 2019-06-04 | 2022-04-05 | Audi Ag | Method for operating an electrical circuit, electrical circuit, and motor vehicle |
KR20210003573A (en) * | 2019-07-02 | 2021-01-12 | 성균관대학교산학협력단 | Pulse width modulation buck converter |
KR102351154B1 (en) | 2019-07-02 | 2022-01-14 | 성균관대학교산학협력단 | Pulse width modulation buck converter |
WO2021143450A1 (en) * | 2020-01-14 | 2021-07-22 | 北京集创北方科技股份有限公司 | Switch control circuit, multiplexer switch circuit and control method for multiplexer switch control circuit |
EP3896853A1 (en) * | 2020-04-16 | 2021-10-20 | Siemens Aktiengesellschaft | Method for controlling a semiconductor switch |
CN113937989A (en) * | 2021-11-16 | 2022-01-14 | 西安电子科技大学 | Drive circuit and method for inhibiting crosstalk and drain current overshoot of SiC MOSFET (Metal oxide semiconductor field Effect transistor) |
Also Published As
Publication number | Publication date |
---|---|
US8847631B2 (en) | 2014-09-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8847631B2 (en) | High speed low loss gate drive circuit | |
US7612602B2 (en) | Resonant gate drive circuits | |
De Vries | A resonant power MOSFET/IGBT gate driver | |
US9601283B2 (en) | Efficient IGBT switching | |
US11245324B2 (en) | Switching converter and a method thereof | |
US6674658B2 (en) | Power converter including circuits for improved operational control of synchronous rectifiers therein | |
US7598792B2 (en) | Resonant gate drive circuits | |
US7602229B2 (en) | High frequency control of a semiconductor switch | |
US7285876B1 (en) | Regenerative gate drive circuit for power MOSFET | |
US7453292B2 (en) | Resonant gate drive circuit with centre-tapped transformer | |
KR20110123169A (en) | Switching gate drive | |
JP2005304294A (en) | Method for utilizing source inductance common with synchronous rectification ciruit and synchronous fet | |
KR20120030411A (en) | Gate driver for enhancement-mode and depletion-mode wide bandgap semiconductor jefts | |
US6472852B1 (en) | Resonant buck-type voltage converter using swinging inductance | |
EP0712546A1 (en) | Pulse width modulated dc-to-dc boost converter | |
JP5298679B2 (en) | Resonant switching power supply device and dead time adjustment method thereof | |
US10622881B2 (en) | Circuits for softening switching phases in voltage converters | |
CN112104207A (en) | Switched capacitor drive circuit for power semiconductors | |
US7906953B2 (en) | Boosting technique for a bi-directional switch in a power converter | |
Mashhadi et al. | A dual-switch discontinuous current-source gate driver for a narrow on-time buck converter | |
KR20060059996A (en) | High frequency control of a semiconductor switch | |
Chen et al. | An integrated driver with adaptive dead-time control for GaN-based synchronous buck converter | |
Dwane et al. | An assessment of resonant gate drive techniques for use in modern low power dc-dc converters | |
Song et al. | On-chip HV bootstrap gate driving for GaN compatible power circuits operating above 10 MHz | |
Stojcic et al. | MOSFET synchronous rectifiers for isolated, board-mounted DC-DC converters |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GENERAL ELECTRIC COMPANY, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TAO, FENGFENG;SADDOUGHI, SEYED GHOLAMALI;HERBON, JOHN THOMAS;SIGNING DATES FROM 20111222 TO 20120123;REEL/FRAME:027588/0964 |
|
AS | Assignment |
Owner name: ENERGY, UNITED STATES DEPARTMENT OF, DISTRICT OF C Free format text: CONFIRMATORY LICENSE;ASSIGNOR:GENERAL ELECTRIC GLOBAL RESEARCH;REEL/FRAME:031442/0482 Effective date: 20130314 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: GE INFRASTRUCTURE TECHNOLOGY LLC, SOUTH CAROLINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GENERAL ELECTRIC COMPANY;REEL/FRAME:065727/0001 Effective date: 20231110 |