US20130161826A1 - Semiconductor chip and stacked semiconductor package having the same - Google Patents
Semiconductor chip and stacked semiconductor package having the same Download PDFInfo
- Publication number
- US20130161826A1 US20130161826A1 US13/566,118 US201213566118A US2013161826A1 US 20130161826 A1 US20130161826 A1 US 20130161826A1 US 201213566118 A US201213566118 A US 201213566118A US 2013161826 A1 US2013161826 A1 US 2013161826A1
- Authority
- US
- United States
- Prior art keywords
- dielectric layer
- semiconductor chip
- layer
- electrodes
- dielectric
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
- H01L23/53295—Stacked insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02372—Disposition of the redistribution layers connecting to a via connection in the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05009—Bonding area integrally formed with a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05567—Disposition the external layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/06181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
- H01L2224/1418—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/14181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
- H01L2224/16146—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a via connection in the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/171—Disposition
- H01L2224/1718—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/17181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06527—Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1041—Special adaptations for top connections of the lowermost container, e.g. redistribution layer, integral interposer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/107—Indirect electrical connections, e.g. via an interposer, a flexible substrate, using TAB
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- the present invention relates to a semiconductor device, and more particularly, to a semiconductor chip and a stacked semiconductor package having the same.
- Packaging technologies for semiconductor devices have continuously been developed to meet the demand toward miniaturization and high capacity. Recently, various techniques for stacked semiconductor packages have been disclosed in the art to improve miniaturization, capacity and mounting efficiency.
- stack which is referred to in the semiconductor industry, means to vertically pile at least two semiconductor chips or packages.
- stacking semiconductor chips or packages in the case of a memory device, it is possible to realize a product having a memory capacity greater than that obtainable through semiconductor integration processes, and stacking can also improve mounting area utilization efficiency.
- a stacked semiconductor package using through-electrodes provides advantages in that, since electrical connections are formed through through-electrodes, the operation speed of a semiconductor device can be increased and miniaturization is possible.
- An embodiment of the present invention is directed to a semiconductor chip suitable for reducing parasitic capacitance between a semiconductor chip and a through-electrode.
- an embodiment of the present invention is directed to a stacked semiconductor package using the semiconductor chip.
- a semiconductor chip includes: a substrate; through-electrodes passing through the substrate; and a dielectric layer formed between the substrate and the through-electrodes and having a dielectric constant decreasing structure.
- the dielectric layer with the dielectric constant decreasing structure may include a hollow type dielectric layer which has an air gap defined in a center portion thereof.
- Material comprising the hollow type dielectric layer may include any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, polyimide, BCB (benzocyclobutene) and parylene.
- the dielectric layer with the dielectric constant decreasing structure may include a porous dielectric layer which has a plurality of air gaps therein.
- Material comprising the porous dielectric layer may include any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, HSSQ (hydro silsesquioxane) and MSSQ (methyl silsesquioxane).
- the dielectric layer with the dielectric constant decreasing structure may include a double-layered structure of a hollow type dielectric layer which has an air gap defined in the center portion thereof and an air gap-free dielectric layer which has no air gap therein.
- Material comprising the hollow type dielectric layer and the air gap-free dielectric layer may include any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, polyimide, BCB and parylene.
- the dielectric layer with the dielectric constant decreasing structure may include a double-layered structure of a porous dielectric layer which has a plurality of air gaps therein and an air gap-free dielectric layer which has no air gap therein.
- Material comprising the porous dielectric layer may include any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, HSSQ and MSSQ, and material comprising the air gap-free dielectric layer may include any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, polyimide, BCB and parylene.
- the dielectric layer with the dielectric constant decreasing structure may include a double-layered structure of a hollow type dielectric layer which has an air gap defined in the center portion thereof and a porous dielectric layer which has a plurality of air gaps therein.
- Material comprising the hollow type dielectric layer is may include any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, polyimide, BCB and parylene
- material comprising the porous dielectric layer may include any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, HSSQ and MSSQ.
- a stacked semiconductor package includes: a plurality of semiconductor chips each including a substrate, through-electrodes passing through the substrate and a dielectric layer formed between the substrate and the through-electrodes and having a dielectric constant decreasing structure, and stacked such that through-electrodes of the plurality of semiconductor chips are connected with one another.
- the stacked semiconductor package may further include: a first dielectric layer formed under a lowermost semiconductor chip among the plurality of stacked semiconductor chips in such a way as to leave the through-electrodes of the lowermost semiconductor chip exposed; redistribution lines formed under the first dielectric layer and electrically connected with the exposed through-electrodes of the lowermost semiconductor chip; and a second dielectric layer formed under the first dielectric layer including the redistribution lines in such a way as to leave portions of the redistribution lines exposed.
- the stacked semiconductor package may further include external connection terminals mounted to the portions of the redistribution lines which are exposed through the second dielectric layer.
- the stacked semiconductor package may further include a structural body supporting the semiconductor chips and having connection electrodes which are electrically connected with the through-electrodes of the lowermost semiconductor chip among the plurality of stacked semiconductor chips.
- the structural body may include any one of a printed circuit board, an interposer and a semiconductor package.
- the dielectric layer with the dielectric constant decreasing structure of the lowermost semiconductor chip may have a highest dielectric constant among the semiconductor chips, dielectric constants of dielectric layers with the dielectric constant decreasing structure may gradually decrease toward an uppermost semiconductor chip, and the dielectric layer with the dielectric constant decreasing structure of the uppermost semiconductor chip may have a lowest dielectric constant.
- the semiconductor chips may include a first semiconductor chip, a second semiconductor chip which is stacked under the first semiconductor chip, and a third semiconductor chip which is stacked under the second semiconductor chip; and the dielectric layer of the first semiconductor chip may include a double-layered structure of a porous dielectric layer which has a plurality of air gaps therein and an air gap-free dielectric layer which has no air is gap therein, the dielectric layer of the second semiconductor chip may include a single-layered structure of a porous dielectric layer which has a plurality of air gaps therein, and the dielectric layer of the third semiconductor chip may include a single-layered structure of a hollow type dielectric layer which has an air gap defined in a center portion thereof.
- FIG. 1 is a cross-sectional view illustrating a semiconductor chip in accordance with a first embodiment of the present invention.
- FIG. 2 is a cross-sectional view illustrating a semiconductor chip in accordance with a second embodiment of the present invention.
- FIG. 3 is a cross-sectional view illustrating a semiconductor chip in accordance with a third embodiment of the present invention.
- FIG. 4 is a cross-sectional view illustrating a semiconductor chip in accordance with a fourth embodiment of the present invention.
- FIG. 5 is a cross-sectional view illustrating a semiconductor chip in accordance with a fifth embodiment of the present invention.
- FIG. 6 is a cross-sectional view illustrating a stacked is semiconductor package in accordance with a sixth embodiment of the present invention.
- FIG. 7 is a cross-sectional view illustrating a stacked semiconductor package in accordance with a seventh embodiment of the present invention.
- FIG. 8 is a cross-sectional view illustrating a stacked semiconductor package in accordance with an eighth embodiment of the present invention.
- FIG. 9 is a cross-sectional view illustrating a stacked semiconductor package in accordance with a ninth embodiment of the present invention.
- FIG. 10 is a cross-sectional view illustrating a stacked semiconductor package in accordance with a tenth embodiment of the present invention.
- FIG. 11 is a perspective view illustrating an electronic apparatus including a semiconductor chip according to an embodiment the present invention.
- FIG. 12 is a block diagram showing an example of an electronic system including a semiconductor chip according to an embodiment of the present invention.
- FIG. 1 is a cross-sectional view illustrating a semiconductor chip in accordance with a first embodiment of the present invention.
- a semiconductor chip 10 A in accordance with a first embodiment of the present invention includes a substrate 100 , through-electrodes 200 , and a dielectric layer 300 with a dielectric constant decreasing structure.
- the substrate 100 has a first surface 110 , a second surface 120 and a circuit unit 130 .
- the first surface 110 faces away from the second surface 120 , and the circuit unit 130 is formed on the first surface 110 .
- the circuit unit 130 includes, for example, elements such as transistors, capacitors and resistors, to store and process data.
- the through-electrodes 200 pass through the first surface 110 and the second surface 120 of the substrate 100 .
- Each through-electrode 200 may have a circular sectional shape when viewed from the top.
- Each through-electrode 200 may also have an elliptical, quadrangular or pentagonal sectional shape.
- the through-electrodes 200 may be made of materials such as, copper is or tungsten.
- the dielectric layer 300 with a dielectric constant decreasing structure is formed between the substrate 100 and the through-electrodes 200 .
- the dielectric layer 300 with a dielectric constant decreasing structure is formed as a hollow type dielectric layer 310 which has an air gap A defined in the center portion thereof.
- the hollow type dielectric layer 310 may be made of materials including any one selected among silicon oxide, silicon nitride, silicon oxynitride layer, polyimide, BCB (benzocyclobutene), and parylene.
- the hollow type dielectric layer 310 may be formed by defining a donut-shaped hole where the donut-shaped hole surrounds each through-electrode 200 , and depositing a dielectric layer using a deposition method with poor step coverage property.
- PECVD plasma-enhanced chemical vapor deposition
- a PECVD method may be used to deposit the dielectric layer, clogging the entrances of the holes in the first surface 110 and the second surface 120 but the hole comprising the hollow type dielectric layer 330 is not completely filled, instead the air gap A remains in the hollow type dielectric layer 330 such that the donut shaped hole surrounds the through-electrode 200 .
- the dielectric constant of the air gap A is 1.0 and corresponds to about 1 ⁇ 4 of the dielectric constant of the silicon oxide material which is 3.9. Accordingly, the dielectric constant of the hollow type dielectric layer 310 is lower than the dielectric constant of a solid silicon oxide layer that is 3.9, and the dielectric constant of the hollow type dielectric layer 310 is higher than the dielectric constant of the air gap A that is 1.0. As the air gap A fills a higher percentage (%) of space in the hollow type dielectric layer 310 , the dielectric constant of the hollow type dielectric layer 310 is lowered.
- FIG. 2 is a cross-sectional view illustrating a semiconductor chip in accordance with a second embodiment of the present invention.
- a semiconductor chip 10 B in accordance with a second embodiment of the present invention has a construction in which the form of the dielectric layer 300 with a dielectric constant decreasing structure differs from the form of the dielectric layer 300 of the semiconductor chip 10 A of the first embodiment described with reference to FIG. 1 . Otherwise, the semiconductor chip in accordance with the second embodiment of the present invention has substantially the same construction as the semiconductor chip 10 A in accordance with the first embodiment except for the dielectric layer 300 with a dielectric constant decreasing structure. Therefore, repeated descriptions of the same component parts will be omitted herein, and the same terms and the same reference numerals will be used to refer to the same component parts.
- a dielectric layer 300 with a dielectric constant decreasing structure is formed as a porous dielectric layer 320 which has a plurality of air gaps A therein.
- the porous dielectric layer 320 may be made of materials including any one of silicon oxide, silicon nitride, silicon oxynitride, HSSQ (hydro silsesquioxane) and MSSQ (methyl silsesquioxane).
- FIG. 3 is a cross-sectional view illustrating a semiconductor chip in accordance with a third embodiment of the present invention.
- a semiconductor chip 10 C in accordance with a third embodiment of the present invention has a construction in which the structure of the dielectric layer 300 with a dielectric constant decreasing structure differs from the form of the dielectric layer 300 of the semiconductor chip 10 A of the first embodiment described above with reference to FIG. 1 .
- the semiconductor chip in accordance with the third embodiment of the present invention has substantially the same construction as the semiconductor chip 10 A in accordance with the first embodiment except for the dielectric layer 300 with a dielectric constant decreasing structure. Therefore, repeated descriptions for the same component parts will be omitted herein, and the same terms and the same reference numerals will be used to refer to the same component parts.
- a is dielectric layer 300 with a dielectric constant decreasing structure has a double-layered structure of a porous dielectric layer 320 which has a plurality of air gaps A therein, and an air gap-free dielectric layer 330 which has no air gaps therein.
- the porous dielectric layer 320 may be made of a material including any one of silicon oxide, silicon nitride layer, silicon oxynitride layer, HSSQ and MSSQ.
- the air gap-free dielectric layer 330 may be made of a material including any one selected from among silicon oxide, silicon nitride, silicon oxynitride, polyimide, BCB and parylene.
- FIG. 4 is a cross-sectional view illustrating a semiconductor chip in accordance with a fourth embodiment of the present invention.
- a semiconductor chip 10 D in accordance with a fourth embodiment of the present invention has a construction in which the form of the dielectric layer 300 with a dielectric constant decreasing structure differs from the form of the dielectric layer 300 of the semiconductor chip 10 A of the first embodiment described above with reference to FIG. 1 .
- the semiconductor chip in accordance with the fourth embodiment of the present invention has substantially the same construction as the semiconductor chip 10 A in accordance with the first embodiment except for the dielectric layer 300 with a dielectric constant decreasing structure. Therefore, repeated descriptions of the same component parts will is be omitted herein, and the same terms and the same reference numerals will be used to refer to the same component parts.
- a dielectric layer 300 with a dielectric constant decreasing structure has a double-layered structure of a hollow type dielectric layer 310 which has an air gap A defined in the center portion thereof and an air gap-free dielectric layer 330 which has no air gap therein.
- the air gap A may form a donut-shaped hole that surrounds the through silicon via 200 and the air gap-free dielectric layer 330 .
- the hollow type dielectric layer 310 and the air gap-free dielectric layer 330 may be made from a material including any one selected from among silicon oxide, silicon nitride, silicon oxynitride, polyimide, BCB and parylene.
- FIG. 5 is a cross-sectional view illustrating a semiconductor chip in accordance with a fifth embodiment of the present invention.
- a semiconductor chip 10 E in accordance with a fifth embodiment of the present invention has a construction in which the structure of the dielectric layer 300 with a dielectric constant decreasing structure differs from the semiconductor chip 10 A of the first embodiment described above with reference to FIG. 1 .
- the semiconductor chip in accordance with the fifth embodiment of the present invention has substantially the same construction as the semiconductor chip 10 A of the first embodiment except for the is dielectric layer 300 with a dielectric constant decreasing structure. Therefore, repeated descriptions for the same component parts will be omitted herein, and the same terms and the same reference numerals will be used to refer to the same component parts.
- a dielectric layer 300 with a dielectric constant decreasing structure has a double-layered structure of a hollow type dielectric layer 310 which has an air gap A defined in the center portion thereof and a porous dielectric layer 320 which has a plurality of air gaps A therein, which may be smaller than the air gaps A comprising the hollow type dielectric layer 310 .
- the hollow type dielectric layer 310 may be made from a material including any one selected from among silicon oxide layer, silicon nitride layer, silicon oxynitride layer, polyimide, BCB and parylene.
- the porous dielectric layer 320 may be made from a material including any one of silicon oxide, silicon nitride, silicon oxynitride layer, HSSQ and MSSQ.
- FIG. 6 is a cross-sectional view illustrating a stacked semiconductor package in accordance with a sixth embodiment of the present invention.
- the stacked semiconductor package may be comprised of semiconductor chips substantially similar to the semiconductor chip 10 A depicted in FIG. 1 .
- connection members 20 may include solders, and the adhesive members 30 may include non-conductive pastes.
- a first dielectric layer 40 is formed under the lower surface of the third semiconductor chip 10 Aiii which is positioned lowermost among the stacked semiconductor chips 10 Ai-iii, in such a way as to expose the through-electrodes 200 of the lowermost semiconductor chip 10 Aiii, and redistribution lines 50 , which are electrically connected with the through-electrodes 200 of the lowermost semiconductor chip 10 Aiii, are formed under the first dielectric layer 40 .
- a second dielectric layer 60 is formed under the first dielectric layer 40 including the redistribution lines 50 in such a way as to expose portions of the redistribution lines 50 , and external is connection terminals 70 are mounted to portions of the redistribution lines 50 which are exposed through the second dielectric layer 60 .
- FIG. 7 is a cross-sectional view illustrating a stacked semiconductor package in accordance with a seventh embodiment of the present invention.
- the through-electrodes 200 of a first semiconductor chip 10 Ai and the through-electrodes 200 of a second semiconductor chip 10 Aii are connected with each other by the medium of connection members 20 .
- the through-electrodes 200 of the second semiconductor chip 10 Aii and the through-electrodes 200 of a third semiconductor chip 10 Aiii are also connected with each other by the medium of connection members 20 .
- connection members 20 may include solders, and the adhesive members 30 may include non-conductive pastes.
- the stacked semiconductor chips 10 Ai-iii are mounted to a is structural body 80 in such a manner that the through-electrodes 200 of the third semiconductor chip 10 Aiii positioned lowermost among the stacked semiconductor chips 10 Ai-iii are connected with connection electrodes 82 of the structural body 80 .
- the structural body 80 is constituted by a printed circuit board (PCB).
- connection members 90 The through-electrodes 200 of the third semiconductor chip 10 Aiii and the connection electrodes 82 of the structural body are electrically connected with each other by connection members 90 .
- an underfill member 92 is filled between the third chip 10 Aiii and the structural body 80 .
- the upper surface of the structural body 80 including the stacked semiconductor chips 10 A is sealed by a molding member 94 .
- the reference numeral 84 designates ball lands
- the reference numeral 86 designates solder balls used as external connection terminals.
- the structural body 80 is constituted by a printed circuit board (PCB)
- the structural body 80 may also be constituted by a semiconductor package or an interposer. Stacked semiconductor packages adopting a semiconductor package and an interposer will be described below with reference to FIGS. 8 and 9 .
- FIG. 8 is a cross-sectional view illustrating a stacked semiconductor package in accordance with an eighth embodiment of the present invention.
- a stacked semiconductor package in accordance with an eighth embodiment of the present invention has a construction in which the printed circuit board serving as the structural body 80 shown in the seventh embodiment is replaced with a semiconductor package.
- the stacked semiconductor package in accordance with the eighth embodiment of the present invention has substantially the same construction as the stacked semiconductor package in accordance with the seventh embodiment except for the structural body 80 .
- the same terms and the same reference numerals will be used to refer to the same component parts.
- the through-electrodes 200 of a first semiconductor chip 10 Ai and the through-electrodes 200 of a second semiconductor chip 10 Aii are connected with each other by the medium of connection members 20
- the through-electrodes 200 of the second semiconductor chip 10 Aii and the through-electrodes 200 of a third semiconductor chip 10 Aiii are connected with each other by the medium of connection members 20 .
- Adhesive members 30 are formed between the stacked semiconductor chips 10 Ai and 10 Aii, and 10 Aii and 10 Aiii.
- the connection members 20 may include solders, and the adhesive members 30 may include non-conductive pastes.
- the stacked semiconductor chips 10 A are mounted to a structural body 80 in such a manner that the through-electrodes 200 of the third semiconductor chip 10 Aiii, positioned lowermost among the stacked semiconductor chips 10 i-iii, are connected with connection electrodes 411 of the structural body 80 .
- the structural body 80 is constituted by a semiconductor package.
- the semiconductor package includes a substrate 410 which has the connection electrodes 411 on the upper surface thereof and ball lands 412 on the lower surface thereof and a first semiconductor chip 420 which is mounted on the upper surface of the substrate 410 inside the connection electrodes 411 .
- the first semiconductor chip 420 is electrically connected with the substrate 410 using wires 430 and is sealed by a molding member 440 .
- the reference numeral 450 designates external connection terminals which are mounted to the ball lands 412 of the substrate 410 .
- connection members 500 are formed as solder balls.
- connection members 500 may also be formed as lead wires.
- FIG. 9 is a cross-sectional view illustrating a stacked semiconductor package in accordance with a ninth embodiment of the present invention.
- a stacked semiconductor package in accordance with a ninth embodiment of the present invention has a construction in which the printed circuit board serving as the structural body 80 of the seventh embodiment shown in FIG. 7 is replaced with an interposer.
- the stacked semiconductor package in accordance with the ninth embodiment of the present invention has substantially the same construction as the stacked semiconductor package in accordance with the seventh embodiment except for the structural body 80 .
- the same terms and the same reference numerals will be used to refer to the same component parts.
- the through-electrodes 200 of a first semiconductor chip 10 Ai and the through-electrodes 200 of a second semiconductor chip 10 Aii are connected with each other by the medium of connection members 20
- the through-electrodes 200 of the second semiconductor chip 10 Aii and the through-electrodes 200 of a third semiconductor chip 10 Aiii are also connected with each other by the medium of connection members 20 .
- Adhesive members 30 are formed between the stacked semiconductor chips 10 A.
- the connection members 20 may include solders, and the adhesive members 30 may include non-conductive pastes.
- the stacked semiconductor chips 10 Ai-iii are mounted to a structural body 80 in such a manner that the through-electrodes 200 of the third semiconductor chip 10 Aiii, positioned lowermost among the stacked semiconductor chips 10 Ai-iii, are connected with connection electrodes 620 of the structural body 80 .
- the structural body 80 is constituted by an interposer.
- the interposer includes an interposer body 610 and the connection electrodes 620 which connect the upper surface and the lower surface of the interposer body 610 with each other.
- the through-electrodes 200 of the third chip 10 Aiii and the connection electrodes 620 of the structural body 80 are connected with each other by the medium of connection members 630 .
- the stacked semiconductor chips 10 Ai-iii are mounted to the interposer, the stacked semiconductor chips 10 Ai-iii are mounted to another semiconductor structure, for example, a semiconductor package or a main board, by the medium of the interposer.
- the stacked semiconductor package is constructed by stacking a plurality of semiconductor chips 10 A each shown in FIG. 1
- the present invention is not limited to such and a stacked semiconductor package may be constructed by stacking a plurality of any of the semiconductor chips 10 B, 10 C, 10 D and 10 E shown in FIGS. 2 to 5 instead of the semiconductor chip 10 A shown in FIG. 1 , or by stacking two or more kinds of semiconductor chips among the semiconductor chips 10 A, 10 B, 10 C, 10 D and 10 E shown in FIGS. 1 to 5 .
- FIG. 10 is a cross-sectional view illustrating a stacked semiconductor package in accordance with a tenth embodiment of the present invention.
- a stacked semiconductor package in accordance with a tenth embodiment of the present invention has a construction in which semiconductor chips stacked upon one another have dielectric layers 300 with different dielectric constant decreasing structures.
- the stacked semiconductor package in accordance with the tenth embodiment of the present invention has substantially the same construction as the stacked semiconductor packages in accordance with the sixth to ninth embodiments except that the dielectric layers 300 of each of the semiconductor chips 10 A, 10 B, 10 C has a different dielectric constant decreasing structure.
- the same terms and the same reference numerals will be used to refer to the same component parts.
- a stacked semiconductor package includes first to third semiconductor chips 10 A, 10 B and 10 C. Further, the stacked semiconductor package further includes first and second dielectric layers 40 and 60 , redistribution lines 50 , and external connection terminals 70 .
- Each of the first to third semiconductor chips 10 A, 10 B and 10 C includes a substrate 100 , through-electrodes 200 and a dielectric layer 300 with a dielectric constant decreasing structure.
- the second semiconductor chip 10 B is stacked on the third semiconductor chip 10 C such that the through-electrodes 200 of the third semiconductor chip 10 C are connected with the through-electrodes 200 of the second semiconductor chip 10 B
- the first semiconductor chip 10 A is stacked on the second semiconductor chip 10 B such that the through-electrodes 200 of the second semiconductor chip 10 B are connected with the through-electrodes 200 of the first semiconductor chip 10 A.
- the through-electrodes 200 of the first semiconductor chip 10 A and the through-electrodes 200 of the second semiconductor chip 10 B, and the through-electrodes 200 of the second semiconductor chip 10 B and the through-electrodes 200 of the third is semiconductor chip 10 C are electrically connected with each other by the medium of connection members 20 .
- Adhesive members 30 are formed between the stacked first, second and third semiconductor chips 10 A, 10 B and 10 C to attach upper and lower semiconductor chips 10 A, 10 B and 10 C to each other.
- the connection members 20 may include solders, and the adhesive members 30 may include non-conductive pastes.
- the dielectric layer 300 with a dielectric constant decreasing structure of the third semiconductor chip 10 C, positioned lowermost, has a highest dielectric constant.
- the dielectric constants of the dielectric layers 300 with a dielectric constant decreasing structure gradually decrease toward an uppermost semiconductor chip, so that the dielectric layer 300 with a dielectric constant decreasing structure of the first semiconductor chip 10 A positioned uppermost has a lowest dielectric constant.
- the dielectric layer 300 with a dielectric constant decreasing structure of the third semiconductor chip 10 C may have a double-layered structure of a porous dielectric layer 320 which has a plurality of air gaps A therein and an air gap-free dielectric layer 330 which has no air gap therein
- the dielectric layer 300 with a dielectric constant decreasing structure of the second semiconductor chip 10 B may have a single-layered structure of a porous dielectric layer 320 which has a plurality of air gaps A therein
- the dielectric layer 300 with a dielectric constant is decreasing structure of the first semiconductor chip 10 A may have a single-layered structure of a hollow type dielectric layer 310 which has an air gap A defined in the center portion thereof.
- a first dielectric layer 40 is formed under the lower surface of the third semiconductor chip 10 C in such a way as to leave the through-electrodes 200 of the third semiconductor chip 10 C exposed. Further, redistribution lines 50 , which are electrically connected with the through-electrodes 200 of the third semiconductor chip 10 C, are formed under the first dielectric layer 40 .
- a second dielectric layer 60 is formed under the first dielectric layer 40 including the redistribution lines 50 in such a way as to leave portions of the redistribution lines 50 exposed.
- External connection terminals 70 are mounted to the portions of the redistribution lines 50 which are left exposed through the second dielectric layer 60 .
- the parasitic capacitance between semiconductor chips 100 and the through-electrodes 200 gradually decreases from the lowermost semiconductor chip toward the uppermost semiconductor chip.
- a difference in operation speed between upper and lower semiconductor chips decreases, and power noise reduction effect is improved.
- the various embodiments of dielectric layers 300 with a dielectric constant decreasing structure shown in, for example, FIGS. 1-5 ameliorates the problem with parasitic capacitance between a semiconductor chip and a through-electrode.
- the above-described semiconductor chips and stacked semiconductor packages may be applied to various package modules.
- FIG. 11 is a perspective view illustrating an electronic apparatus including the semiconductor chip according to the present invention.
- the semiconductor chip according to embodiments of the present invention may be applied to an electronic apparatus 1000 such as a portable phone. Since the semiconductor chip according to embodiments of the present invention is excellent in terms of reliability, it is advantageous for improving the performance of the electronic apparatus 1000 .
- the electronic apparatus 1000 is not limited to the portable phone shown in FIG. 11 , and may include various electronic appliances, for example, such as a mobile electronic appliance, a laptop computer, a notebook computer, a portable multimedia player (PMP), an MP3 player, a camcorder, a web tablet, a wireless phone, a navigator, a personal digital assistant (PDA), and so forth.
- PDA personal digital assistant
- FIG. 12 is a block diagram showing an example of an electronic system including a semiconductor chip according to the is present invention.
- an electronic system 1300 may include a controller 1310 , an input/output unit 1320 , and a memory 1330 .
- the controller 1310 , the input/output unit 1320 and the memory 1330 may be coupled with one another through a bus 1350 .
- the bus 1350 serves as a path through which data moves.
- the controller 1310 may include at least any one of at least one microprocessor, at least one digital signal processor, at least one microcontroller, and logic devices capable of performing the same functions as these components.
- the controller 1310 and the memory 1330 may include a semiconductor chip according to embodiments of the present invention.
- the input/output unit 1320 may include at least one selected among a keypad, a keyboard, a display device, and so forth.
- the memory 1330 is a device for storing data.
- the memory 1330 may store data and/or commands to be executed by the controller 1310 , and the like.
- the memory 1330 may include a volatile memory device and/or a nonvolatile memory device. Otherwise, the memory 1330 may be constituted by a flash memory.
- a flash memory to which the technology of the present invention is applied may be mounted to an information processing system such as a mobile terminal or a desk top computer.
- the flash memory may be constituted by a semiconductor disc device (SSD).
- the electronic system 1300 may stably store a large amount of data in a flash is memory system.
- the electronic system 1300 may further include an interface 1340 configured to transmit and receive data to and from a communication network.
- the interface 1340 may be a wired or wireless type.
- the interface 1340 may include an antenna or a wired or wireless transceiver.
- the electronic system 1300 may be additionally provided with an application chipset, a camera image processor (CIS), an input/output unit, etc.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
A semiconductor chip includes a substrate, through-electrodes passing through the substrate, and a dielectric layer formed between the substrate and the through-electrodes and having a dielectric constant decreasing structure.
Description
- The present application claims priority under 35 U.S.C. 119(a) to Korean patent application number 10-2011-140033 filed in the Korean intellectual property office on Dec. 22, 2011, which is incorporated herein by reference in its entirety.
- 1. Field of the Invention
- The present invention relates to a semiconductor device, and more particularly, to a semiconductor chip and a stacked semiconductor package having the same.
- 2. Description of the Related Art
- Packaging technologies for semiconductor devices have continuously been developed to meet the demand toward miniaturization and high capacity. Recently, various techniques for stacked semiconductor packages have been disclosed in the art to improve miniaturization, capacity and mounting efficiency.
- The term “stack”, which is referred to in the semiconductor industry, means to vertically pile at least two semiconductor chips or packages. Through stacking semiconductor chips or packages, in the case of a memory device, it is possible to realize a product having a memory capacity greater than that obtainable through semiconductor integration processes, and stacking can also improve mounting area utilization efficiency.
- As an example of a stacked semiconductor package, a structure using through-electrodes has been suggested. A stacked semiconductor package using through-electrodes provides advantages in that, since electrical connections are formed through through-electrodes, the operation speed of a semiconductor device can be increased and miniaturization is possible.
- However, due to parasitic capacitance between a semiconductor chip and a through-electrode, a signal transfer speed decreases, a difference in operation speed between semiconductor chips comprising a stack increases, and power noise increases causing electrical characteristics to deteriorate.
- An embodiment of the present invention is directed to a semiconductor chip suitable for reducing parasitic capacitance between a semiconductor chip and a through-electrode.
- Also, an embodiment of the present invention is directed to a stacked semiconductor package using the semiconductor chip.
- In one embodiment of the present invention, a semiconductor chip includes: a substrate; through-electrodes passing through the substrate; and a dielectric layer formed between the substrate and the through-electrodes and having a dielectric constant decreasing structure.
- The dielectric layer with the dielectric constant decreasing structure may include a hollow type dielectric layer which has an air gap defined in a center portion thereof. Material comprising the hollow type dielectric layer may include any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, polyimide, BCB (benzocyclobutene) and parylene.
- The dielectric layer with the dielectric constant decreasing structure may include a porous dielectric layer which has a plurality of air gaps therein. Material comprising the porous dielectric layer may include any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, HSSQ (hydro silsesquioxane) and MSSQ (methyl silsesquioxane).
- The dielectric layer with the dielectric constant decreasing structure may include a double-layered structure of a hollow type dielectric layer which has an air gap defined in the center portion thereof and an air gap-free dielectric layer which has no air gap therein. Material comprising the hollow type dielectric layer and the air gap-free dielectric layer may include any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, polyimide, BCB and parylene.
- The dielectric layer with the dielectric constant decreasing structure may include a double-layered structure of a porous dielectric layer which has a plurality of air gaps therein and an air gap-free dielectric layer which has no air gap therein. Material comprising the porous dielectric layer may include any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, HSSQ and MSSQ, and material comprising the air gap-free dielectric layer may include any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, polyimide, BCB and parylene.
- The dielectric layer with the dielectric constant decreasing structure may include a double-layered structure of a hollow type dielectric layer which has an air gap defined in the center portion thereof and a porous dielectric layer which has a plurality of air gaps therein. Material comprising the hollow type dielectric layer is may include any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, polyimide, BCB and parylene, and material comprising the porous dielectric layer may include any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, HSSQ and MSSQ.
- In another embodiment of the present invention, a stacked semiconductor package includes: a plurality of semiconductor chips each including a substrate, through-electrodes passing through the substrate and a dielectric layer formed between the substrate and the through-electrodes and having a dielectric constant decreasing structure, and stacked such that through-electrodes of the plurality of semiconductor chips are connected with one another.
- The stacked semiconductor package may further include: a first dielectric layer formed under a lowermost semiconductor chip among the plurality of stacked semiconductor chips in such a way as to leave the through-electrodes of the lowermost semiconductor chip exposed; redistribution lines formed under the first dielectric layer and electrically connected with the exposed through-electrodes of the lowermost semiconductor chip; and a second dielectric layer formed under the first dielectric layer including the redistribution lines in such a way as to leave portions of the redistribution lines exposed. Besides, the stacked semiconductor package may further include external connection terminals mounted to the portions of the redistribution lines which are exposed through the second dielectric layer.
- The stacked semiconductor package may further include a structural body supporting the semiconductor chips and having connection electrodes which are electrically connected with the through-electrodes of the lowermost semiconductor chip among the plurality of stacked semiconductor chips. The structural body may include any one of a printed circuit board, an interposer and a semiconductor package.
- The dielectric layer with the dielectric constant decreasing structure of the lowermost semiconductor chip may have a highest dielectric constant among the semiconductor chips, dielectric constants of dielectric layers with the dielectric constant decreasing structure may gradually decrease toward an uppermost semiconductor chip, and the dielectric layer with the dielectric constant decreasing structure of the uppermost semiconductor chip may have a lowest dielectric constant.
- The semiconductor chips may include a first semiconductor chip, a second semiconductor chip which is stacked under the first semiconductor chip, and a third semiconductor chip which is stacked under the second semiconductor chip; and the dielectric layer of the first semiconductor chip may include a double-layered structure of a porous dielectric layer which has a plurality of air gaps therein and an air gap-free dielectric layer which has no air is gap therein, the dielectric layer of the second semiconductor chip may include a single-layered structure of a porous dielectric layer which has a plurality of air gaps therein, and the dielectric layer of the third semiconductor chip may include a single-layered structure of a hollow type dielectric layer which has an air gap defined in a center portion thereof.
-
FIG. 1 is a cross-sectional view illustrating a semiconductor chip in accordance with a first embodiment of the present invention. -
FIG. 2 is a cross-sectional view illustrating a semiconductor chip in accordance with a second embodiment of the present invention. -
FIG. 3 is a cross-sectional view illustrating a semiconductor chip in accordance with a third embodiment of the present invention. -
FIG. 4 is a cross-sectional view illustrating a semiconductor chip in accordance with a fourth embodiment of the present invention. -
FIG. 5 is a cross-sectional view illustrating a semiconductor chip in accordance with a fifth embodiment of the present invention. -
FIG. 6 is a cross-sectional view illustrating a stacked is semiconductor package in accordance with a sixth embodiment of the present invention. -
FIG. 7 is a cross-sectional view illustrating a stacked semiconductor package in accordance with a seventh embodiment of the present invention. -
FIG. 8 is a cross-sectional view illustrating a stacked semiconductor package in accordance with an eighth embodiment of the present invention. -
FIG. 9 is a cross-sectional view illustrating a stacked semiconductor package in accordance with a ninth embodiment of the present invention. -
FIG. 10 is a cross-sectional view illustrating a stacked semiconductor package in accordance with a tenth embodiment of the present invention. -
FIG. 11 is a perspective view illustrating an electronic apparatus including a semiconductor chip according to an embodiment the present invention. -
FIG. 12 is a block diagram showing an example of an electronic system including a semiconductor chip according to an embodiment of the present invention. - Hereafter, specific embodiments of the present invention will be described in detail with reference to the accompanying is drawings.
- It is to be understood herein that the drawings are not necessarily to scale and in some instances proportions may have been exaggerated in order to more clearly depict certain features of the invention.
-
FIG. 1 is a cross-sectional view illustrating a semiconductor chip in accordance with a first embodiment of the present invention. - Referring to
FIG. 1 , asemiconductor chip 10A in accordance with a first embodiment of the present invention includes asubstrate 100, through-electrodes 200, and adielectric layer 300 with a dielectric constant decreasing structure. - The
substrate 100 has afirst surface 110, asecond surface 120 and acircuit unit 130. - The
first surface 110 faces away from thesecond surface 120, and thecircuit unit 130 is formed on thefirst surface 110. Thecircuit unit 130 includes, for example, elements such as transistors, capacitors and resistors, to store and process data. - The through-
electrodes 200 pass through thefirst surface 110 and thesecond surface 120 of thesubstrate 100. Each through-electrode 200 may have a circular sectional shape when viewed from the top. Each through-electrode 200 may also have an elliptical, quadrangular or pentagonal sectional shape. The through-electrodes 200 may be made of materials such as, copper is or tungsten. - The
dielectric layer 300 with a dielectric constant decreasing structure is formed between thesubstrate 100 and the through-electrodes 200. In the present embodiment, thedielectric layer 300 with a dielectric constant decreasing structure is formed as a hollow typedielectric layer 310 which has an air gap A defined in the center portion thereof. - The hollow type
dielectric layer 310 may be made of materials including any one selected among silicon oxide, silicon nitride, silicon oxynitride layer, polyimide, BCB (benzocyclobutene), and parylene. - The hollow type
dielectric layer 310 may be formed by defining a donut-shaped hole where the donut-shaped hole surrounds each through-electrode 200, and depositing a dielectric layer using a deposition method with poor step coverage property. - For example, a PECVD (plasma-enhanced chemical vapor deposition) method may be used to deposit the dielectric layer, clogging the entrances of the holes in the
first surface 110 and thesecond surface 120 but the hole comprising the hollow typedielectric layer 330 is not completely filled, instead the air gap A remains in the hollow typedielectric layer 330 such that the donut shaped hole surrounds the through-electrode 200. - The dielectric constant of the air gap A is 1.0 and corresponds to about ¼ of the dielectric constant of the silicon oxide material which is 3.9. Accordingly, the dielectric constant of the hollow type
dielectric layer 310 is lower than the dielectric constant of a solid silicon oxide layer that is 3.9, and the dielectric constant of the hollow typedielectric layer 310 is higher than the dielectric constant of the air gap A that is 1.0. As the air gap A fills a higher percentage (%) of space in the hollow typedielectric layer 310, the dielectric constant of the hollow typedielectric layer 310 is lowered. -
FIG. 2 is a cross-sectional view illustrating a semiconductor chip in accordance with a second embodiment of the present invention. - A
semiconductor chip 10B in accordance with a second embodiment of the present invention has a construction in which the form of thedielectric layer 300 with a dielectric constant decreasing structure differs from the form of thedielectric layer 300 of thesemiconductor chip 10A of the first embodiment described with reference toFIG. 1 . Otherwise, the semiconductor chip in accordance with the second embodiment of the present invention has substantially the same construction as thesemiconductor chip 10A in accordance with the first embodiment except for thedielectric layer 300 with a dielectric constant decreasing structure. Therefore, repeated descriptions of the same component parts will be omitted herein, and the same terms and the same reference numerals will be used to refer to the same component parts. - Referring to
FIG. 2 , in the present embodiment, adielectric layer 300 with a dielectric constant decreasing structure is formed as aporous dielectric layer 320 which has a plurality of air gaps A therein. - The
porous dielectric layer 320 may be made of materials including any one of silicon oxide, silicon nitride, silicon oxynitride, HSSQ (hydro silsesquioxane) and MSSQ (methyl silsesquioxane). -
FIG. 3 is a cross-sectional view illustrating a semiconductor chip in accordance with a third embodiment of the present invention. - A
semiconductor chip 10C in accordance with a third embodiment of the present invention has a construction in which the structure of thedielectric layer 300 with a dielectric constant decreasing structure differs from the form of thedielectric layer 300 of thesemiconductor chip 10A of the first embodiment described above with reference toFIG. 1 . Hence, the semiconductor chip in accordance with the third embodiment of the present invention has substantially the same construction as thesemiconductor chip 10A in accordance with the first embodiment except for thedielectric layer 300 with a dielectric constant decreasing structure. Therefore, repeated descriptions for the same component parts will be omitted herein, and the same terms and the same reference numerals will be used to refer to the same component parts. - Referring to
FIG. 3 , in the present embodiment, a isdielectric layer 300 with a dielectric constant decreasing structure has a double-layered structure of aporous dielectric layer 320 which has a plurality of air gaps A therein, and an air gap-free dielectric layer 330 which has no air gaps therein. - The
porous dielectric layer 320 may be made of a material including any one of silicon oxide, silicon nitride layer, silicon oxynitride layer, HSSQ and MSSQ. The air gap-free dielectric layer 330 may be made of a material including any one selected from among silicon oxide, silicon nitride, silicon oxynitride, polyimide, BCB and parylene. -
FIG. 4 is a cross-sectional view illustrating a semiconductor chip in accordance with a fourth embodiment of the present invention. - A
semiconductor chip 10D in accordance with a fourth embodiment of the present invention has a construction in which the form of thedielectric layer 300 with a dielectric constant decreasing structure differs from the form of thedielectric layer 300 of thesemiconductor chip 10A of the first embodiment described above with reference toFIG. 1 . Hence, the semiconductor chip in accordance with the fourth embodiment of the present invention has substantially the same construction as thesemiconductor chip 10A in accordance with the first embodiment except for thedielectric layer 300 with a dielectric constant decreasing structure. Therefore, repeated descriptions of the same component parts will is be omitted herein, and the same terms and the same reference numerals will be used to refer to the same component parts. - Referring to
FIG. 4 , in the present embodiment, adielectric layer 300 with a dielectric constant decreasing structure has a double-layered structure of a hollow typedielectric layer 310 which has an air gap A defined in the center portion thereof and an air gap-free dielectric layer 330 which has no air gap therein. The air gap A may form a donut-shaped hole that surrounds the through silicon via 200 and the air gap-free dielectric layer 330. - The hollow type
dielectric layer 310 and the air gap-free dielectric layer 330 may be made from a material including any one selected from among silicon oxide, silicon nitride, silicon oxynitride, polyimide, BCB and parylene. -
FIG. 5 is a cross-sectional view illustrating a semiconductor chip in accordance with a fifth embodiment of the present invention. - A
semiconductor chip 10E in accordance with a fifth embodiment of the present invention has a construction in which the structure of thedielectric layer 300 with a dielectric constant decreasing structure differs from thesemiconductor chip 10A of the first embodiment described above with reference toFIG. 1 . Hence, the semiconductor chip in accordance with the fifth embodiment of the present invention has substantially the same construction as thesemiconductor chip 10A of the first embodiment except for the isdielectric layer 300 with a dielectric constant decreasing structure. Therefore, repeated descriptions for the same component parts will be omitted herein, and the same terms and the same reference numerals will be used to refer to the same component parts. - Referring to
FIG. 5 , in the present embodiment, adielectric layer 300 with a dielectric constant decreasing structure has a double-layered structure of a hollow typedielectric layer 310 which has an air gap A defined in the center portion thereof and aporous dielectric layer 320 which has a plurality of air gaps A therein, which may be smaller than the air gaps A comprising the hollow typedielectric layer 310. - The hollow type
dielectric layer 310 may be made from a material including any one selected from among silicon oxide layer, silicon nitride layer, silicon oxynitride layer, polyimide, BCB and parylene. Theporous dielectric layer 320 may be made from a material including any one of silicon oxide, silicon nitride, silicon oxynitride layer, HSSQ and MSSQ. - Hereafter, stacked semiconductor packages comprising semiconductor chips described above will be described.
-
FIG. 6 is a cross-sectional view illustrating a stacked semiconductor package in accordance with a sixth embodiment of the present invention. In one example, the stacked semiconductor package may be comprised of semiconductor chips substantially similar to thesemiconductor chip 10A depicted inFIG. 1 . - Referring to
FIG. 6 , after preparing semiconductor chips 10Ai-iii including through-electrodes 200 and adielectric layer 300 with a dielectric constant decreasing structure, through-electrodes 200 of second semiconductor chip 10Aii are connected to the through-electrodes 200 of a first semiconductor chip 10Ai by the medium ofconnection members 20. In this way, a plurality of semiconductor chips 10Ai-iii, for example, three semiconductor chips 10Ai-iii are stacked upon one another.Adhesive members 30 are formed between the stacked semiconductor chips 10Ai-iii to attach first and second semiconductor chips 10Ai and 10Aii to each other, and attach second and third semiconductor chips 10Aii and 10Aiii to each other. Theconnection members 20 may include solders, and theadhesive members 30 may include non-conductive pastes. - A
first dielectric layer 40 is formed under the lower surface of the third semiconductor chip 10Aiii which is positioned lowermost among the stacked semiconductor chips 10Ai-iii, in such a way as to expose the through-electrodes 200 of the lowermost semiconductor chip 10Aiii, andredistribution lines 50, which are electrically connected with the through-electrodes 200 of the lowermost semiconductor chip 10Aiii, are formed under thefirst dielectric layer 40. Asecond dielectric layer 60 is formed under thefirst dielectric layer 40 including theredistribution lines 50 in such a way as to expose portions of the redistribution lines 50, and external isconnection terminals 70 are mounted to portions of theredistribution lines 50 which are exposed through thesecond dielectric layer 60. -
FIG. 7 is a cross-sectional view illustrating a stacked semiconductor package in accordance with a seventh embodiment of the present invention. - Referring to
FIG. 7 , after preparing semiconductor chips 10Ai-iii including through-electrodes 200 and adielectric layer 300 with a dielectric constant decreasing structure, the through-electrodes 200 of a first semiconductor chip 10Ai and the through-electrodes 200 of a second semiconductor chip 10Aii are connected with each other by the medium ofconnection members 20. Similarly, the through-electrodes 200 of the second semiconductor chip 10Aii and the through-electrodes 200 of a third semiconductor chip 10Aiii are also connected with each other by the medium ofconnection members 20. In this way, a plurality of semiconductor chips 10Ai-iii, for example, three semiconductor chips 10Ai-iii are stacked upon one another.Adhesive members 30 are formed between the stacked semiconductor chips 10Ai and 10Aii, andadhesive members 30 are also formed between the stacked semiconductor chips 10Aii and 10Aiii. Theconnection members 20 may include solders, and theadhesive members 30 may include non-conductive pastes. - The stacked semiconductor chips 10Ai-iii are mounted to a is
structural body 80 in such a manner that the through-electrodes 200 of the third semiconductor chip 10Aiii positioned lowermost among the stacked semiconductor chips 10Ai-iii are connected withconnection electrodes 82 of thestructural body 80. In the present embodiment, thestructural body 80 is constituted by a printed circuit board (PCB). - The through-
electrodes 200 of the third semiconductor chip 10Aiii and theconnection electrodes 82 of the structural body are electrically connected with each other byconnection members 90. In order to improve the reliability of joints, anunderfill member 92 is filled between the third chip 10Aiii and thestructural body 80. - The upper surface of the
structural body 80 including the stackedsemiconductor chips 10A is sealed by amolding member 94. Thereference numeral 84 designates ball lands, and thereference numeral 86 designates solder balls used as external connection terminals. - While it was explained in the seventh embodiment described above with reference to
FIG. 7 that thestructural body 80 is constituted by a printed circuit board (PCB), thestructural body 80 may also be constituted by a semiconductor package or an interposer. Stacked semiconductor packages adopting a semiconductor package and an interposer will be described below with reference toFIGS. 8 and 9 . -
FIG. 8 is a cross-sectional view illustrating a stacked semiconductor package in accordance with an eighth embodiment of the present invention. - A stacked semiconductor package in accordance with an eighth embodiment of the present invention has a construction in which the printed circuit board serving as the
structural body 80 shown in the seventh embodiment is replaced with a semiconductor package. Hence, the stacked semiconductor package in accordance with the eighth embodiment of the present invention has substantially the same construction as the stacked semiconductor package in accordance with the seventh embodiment except for thestructural body 80. Thus, the same terms and the same reference numerals will be used to refer to the same component parts. - Referring to
FIG. 8 , after preparing semiconductor chips 10Ai-iii including through-electrodes 200 and adielectric layer 300 with a dielectric constant decreasing structure, the through-electrodes 200 of a first semiconductor chip 10Ai and the through-electrodes 200 of a second semiconductor chip 10Aii are connected with each other by the medium ofconnection members 20, and the through-electrodes 200 of the second semiconductor chip 10Aii and the through-electrodes 200 of a third semiconductor chip 10Aiii are connected with each other by the medium ofconnection members 20. In this way, a plurality of semiconductor chips 10Ai-iii, for example, three semiconductor chips 10Ai-iii are stacked upon one another.Adhesive members 30 are formed between the stacked semiconductor chips 10Ai and 10Aii, and 10Aii and 10Aiii. Theconnection members 20 may include solders, and theadhesive members 30 may include non-conductive pastes. - The stacked
semiconductor chips 10A are mounted to astructural body 80 in such a manner that the through-electrodes 200 of the third semiconductor chip 10Aiii, positioned lowermost among the stacked semiconductor chips 10i-iii, are connected withconnection electrodes 411 of thestructural body 80. In the present embodiment, thestructural body 80 is constituted by a semiconductor package. - The semiconductor package includes a
substrate 410 which has theconnection electrodes 411 on the upper surface thereof and ball lands 412 on the lower surface thereof and afirst semiconductor chip 420 which is mounted on the upper surface of thesubstrate 410 inside theconnection electrodes 411. Thefirst semiconductor chip 420 is electrically connected with thesubstrate 410 usingwires 430 and is sealed by amolding member 440. Thereference numeral 450 designates external connection terminals which are mounted to the ball lands 412 of thesubstrate 410. - The through-
electrodes 200 of the third semiconductor chip 10Aiii and theconnection electrodes 411 of thestructural body 80 are connected with each other by the medium ofconnection members 500. In the present embodiment, the connection ismembers 500 are formed as solder balls. Theconnection members 500 may also be formed as lead wires. -
FIG. 9 is a cross-sectional view illustrating a stacked semiconductor package in accordance with a ninth embodiment of the present invention. - A stacked semiconductor package in accordance with a ninth embodiment of the present invention has a construction in which the printed circuit board serving as the
structural body 80 of the seventh embodiment shown inFIG. 7 is replaced with an interposer. Hence, the stacked semiconductor package in accordance with the ninth embodiment of the present invention has substantially the same construction as the stacked semiconductor package in accordance with the seventh embodiment except for thestructural body 80. Thus, the same terms and the same reference numerals will be used to refer to the same component parts. - Referring to
FIG. 9 , after preparing semiconductor chips 10Ai-iii including through-electrodes 200 and adielectric layer 300 with a dielectric constant decreasing structure, the through-electrodes 200 of a first semiconductor chip 10Ai and the through-electrodes 200 of a second semiconductor chip 10Aii are connected with each other by the medium ofconnection members 20, and the through-electrodes 200 of the second semiconductor chip 10Aii and the through-electrodes 200 of a third semiconductor chip 10Aiii are also connected with each other by the medium ofconnection members 20. In this way, a plurality of semiconductor chips 10Ai-iii, for example, three semiconductor chips 10Ai-iii are stacked upon one another.Adhesive members 30 are formed between thestacked semiconductor chips 10A. Theconnection members 20 may include solders, and theadhesive members 30 may include non-conductive pastes. - The stacked semiconductor chips 10Ai-iii are mounted to a
structural body 80 in such a manner that the through-electrodes 200 of the third semiconductor chip 10Aiii, positioned lowermost among the stacked semiconductor chips 10Ai-iii, are connected withconnection electrodes 620 of thestructural body 80. In the present embodiment, thestructural body 80 is constituted by an interposer. - The interposer includes an
interposer body 610 and theconnection electrodes 620 which connect the upper surface and the lower surface of theinterposer body 610 with each other. - The through-
electrodes 200 of the third chip 10Aiii and theconnection electrodes 620 of thestructural body 80 are connected with each other by the medium ofconnection members 630. - While not shown in a drawing, after the stacked semiconductor chips 10Ai-iii are mounted to the interposer, the stacked semiconductor chips 10Ai-iii are mounted to another semiconductor structure, for example, a semiconductor package or a main board, by the medium of the interposer.
- Although it was illustrated and explained in the embodiments described above with reference to
FIGS. 6 to 9 that the stacked semiconductor package is constructed by stacking a plurality ofsemiconductor chips 10A each shown inFIG. 1 , it is to be noted that the present invention is not limited to such and a stacked semiconductor package may be constructed by stacking a plurality of any of the semiconductor chips 10B, 10C, 10D and 10E shown inFIGS. 2 to 5 instead of thesemiconductor chip 10A shown inFIG. 1 , or by stacking two or more kinds of semiconductor chips among thesemiconductor chips FIGS. 1 to 5 . -
FIG. 10 is a cross-sectional view illustrating a stacked semiconductor package in accordance with a tenth embodiment of the present invention. - Unlike the stacked semiconductor packages in accordance with the sixth to ninth embodiments described above with reference to
FIGS. 6 to 9 , a stacked semiconductor package in accordance with a tenth embodiment of the present invention has a construction in which semiconductor chips stacked upon one another havedielectric layers 300 with different dielectric constant decreasing structures. Hence, the stacked semiconductor package in accordance with the tenth embodiment of the present invention has substantially the same construction as the stacked semiconductor packages in accordance with the sixth to ninth embodiments except that thedielectric layers 300 of each of thesemiconductor chips - Referring to
FIG. 10 , in the present embodiment, a stacked semiconductor package includes first tothird semiconductor chips redistribution lines 50, andexternal connection terminals 70. - Each of the first to
third semiconductor chips substrate 100, through-electrodes 200 and adielectric layer 300 with a dielectric constant decreasing structure. - The
second semiconductor chip 10B is stacked on thethird semiconductor chip 10C such that the through-electrodes 200 of thethird semiconductor chip 10C are connected with the through-electrodes 200 of thesecond semiconductor chip 10B, and thefirst semiconductor chip 10A is stacked on thesecond semiconductor chip 10B such that the through-electrodes 200 of thesecond semiconductor chip 10B are connected with the through-electrodes 200 of thefirst semiconductor chip 10A. - The through-
electrodes 200 of thefirst semiconductor chip 10A and the through-electrodes 200 of thesecond semiconductor chip 10B, and the through-electrodes 200 of thesecond semiconductor chip 10B and the through-electrodes 200 of the third issemiconductor chip 10C are electrically connected with each other by the medium ofconnection members 20.Adhesive members 30 are formed between the stacked first, second andthird semiconductor chips lower semiconductor chips connection members 20 may include solders, and theadhesive members 30 may include non-conductive pastes. - In the present embodiment, the
dielectric layer 300 with a dielectric constant decreasing structure of thethird semiconductor chip 10C, positioned lowermost, has a highest dielectric constant. The dielectric constants of thedielectric layers 300 with a dielectric constant decreasing structure gradually decrease toward an uppermost semiconductor chip, so that thedielectric layer 300 with a dielectric constant decreasing structure of thefirst semiconductor chip 10A positioned uppermost has a lowest dielectric constant. - For example, the
dielectric layer 300 with a dielectric constant decreasing structure of thethird semiconductor chip 10C may have a double-layered structure of aporous dielectric layer 320 which has a plurality of air gaps A therein and an air gap-free dielectric layer 330 which has no air gap therein, thedielectric layer 300 with a dielectric constant decreasing structure of thesecond semiconductor chip 10B may have a single-layered structure of aporous dielectric layer 320 which has a plurality of air gaps A therein, and thedielectric layer 300 with a dielectric constant is decreasing structure of thefirst semiconductor chip 10A may have a single-layered structure of a hollow typedielectric layer 310 which has an air gap A defined in the center portion thereof. - A
first dielectric layer 40 is formed under the lower surface of thethird semiconductor chip 10C in such a way as to leave the through-electrodes 200 of thethird semiconductor chip 10C exposed. Further,redistribution lines 50, which are electrically connected with the through-electrodes 200 of thethird semiconductor chip 10C, are formed under thefirst dielectric layer 40. Asecond dielectric layer 60 is formed under thefirst dielectric layer 40 including theredistribution lines 50 in such a way as to leave portions of theredistribution lines 50 exposed.External connection terminals 70 are mounted to the portions of theredistribution lines 50 which are left exposed through thesecond dielectric layer 60. - In the present embodiment, as the dielectric constants of the
dielectric layers 300 with a dielectric constant decreasing structure gradually decrease from a lowermost semiconductor chip toward an uppermost semiconductor chip, the parasitic capacitance betweensemiconductor chips 100 and the through-electrodes 200 gradually decreases from the lowermost semiconductor chip toward the uppermost semiconductor chip. As a consequence, a difference in operation speed between upper and lower semiconductor chips decreases, and power noise reduction effect is improved. Further, the various embodiments ofdielectric layers 300 with a dielectric constant decreasing structure shown in, for example,FIGS. 1-5 , ameliorates the problem with parasitic capacitance between a semiconductor chip and a through-electrode. - The above-described semiconductor chips and stacked semiconductor packages may be applied to various package modules.
-
FIG. 11 is a perspective view illustrating an electronic apparatus including the semiconductor chip according to the present invention. - Referring to
FIG. 11 , the semiconductor chip according to embodiments of the present invention may be applied to anelectronic apparatus 1000 such as a portable phone. Since the semiconductor chip according to embodiments of the present invention is excellent in terms of reliability, it is advantageous for improving the performance of theelectronic apparatus 1000. Theelectronic apparatus 1000 is not limited to the portable phone shown inFIG. 11 , and may include various electronic appliances, for example, such as a mobile electronic appliance, a laptop computer, a notebook computer, a portable multimedia player (PMP), an MP3 player, a camcorder, a web tablet, a wireless phone, a navigator, a personal digital assistant (PDA), and so forth. -
FIG. 12 is a block diagram showing an example of an electronic system including a semiconductor chip according to the is present invention. - Referring to
FIG. 12 , anelectronic system 1300 may include acontroller 1310, an input/output unit 1320, and amemory 1330. Thecontroller 1310, the input/output unit 1320 and thememory 1330 may be coupled with one another through abus 1350. Thebus 1350 serves as a path through which data moves. For example, thecontroller 1310 may include at least any one of at least one microprocessor, at least one digital signal processor, at least one microcontroller, and logic devices capable of performing the same functions as these components. Thecontroller 1310 and thememory 1330 may include a semiconductor chip according to embodiments of the present invention. The input/output unit 1320 may include at least one selected among a keypad, a keyboard, a display device, and so forth. Thememory 1330 is a device for storing data. Thememory 1330 may store data and/or commands to be executed by thecontroller 1310, and the like. Thememory 1330 may include a volatile memory device and/or a nonvolatile memory device. Otherwise, thememory 1330 may be constituted by a flash memory. For example, a flash memory to which the technology of the present invention is applied may be mounted to an information processing system such as a mobile terminal or a desk top computer. The flash memory may be constituted by a semiconductor disc device (SSD). In this case, theelectronic system 1300 may stably store a large amount of data in a flash is memory system. Theelectronic system 1300 may further include aninterface 1340 configured to transmit and receive data to and from a communication network. Theinterface 1340 may be a wired or wireless type. For example, theinterface 1340 may include an antenna or a wired or wireless transceiver. Further, although not shown, a person skilled in the art will readily appreciate that theelectronic system 1300 may be additionally provided with an application chipset, a camera image processor (CIS), an input/output unit, etc. - Although specific embodiments of the present invention have been described for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and the spirit of the invention as disclosed in the accompanying claims.
Claims (20)
1. A semiconductor chip comprising:
a substrate;
through-electrodes passing through the substrate; and
a dielectric layer formed between the substrate and the through-electrodes and having a dielectric constant decreasing structure.
2. The semiconductor chip according to claim 1 , wherein the dielectric layer with the dielectric constant decreasing structure comprises a hollow type dielectric layer which has an air gap defined in a center portion thereof.
3. The semiconductor chip according to claim 2 , wherein material comprising the hollow type dielectric layer includes any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, polyimide, BCB (benzocyclobutene) and parylene.
4. The semiconductor chip according to claim 1 , wherein the dielectric layer with the dielectric constant decreasing structure comprises a porous dielectric layer which has a plurality of air gaps therein.
5. The semiconductor chip according to claim 4 , wherein material comprising the porous dielectric layer includes any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, HSSQ (hydro silsesquioxane) and MSSQ (methyl silsesquioxane).
6. The semiconductor chip according to claim 1 , wherein the dielectric layer with the dielectric constant decreasing structure comprises a double-layered structure of a hollow type dielectric layer which has an air gap defined in the center portion thereof and an air gap-free dielectric layer which has no air gap therein.
7. The semiconductor chip according to claim 6 , wherein the hollow type dielectric layer and the air gap-free dielectric layer is include any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, polyimide, BCB and parylene.
8. The semiconductor chip according to claim 1 , wherein the dielectric layer with the dielectric constant decreasing structure comprises a double-layered structure of a porous dielectric layer which has a plurality of air gaps therein and an air gap-free dielectric layer which has no air gap therein.
9. The semiconductor chip according to claim 8 , wherein material comprising the porous dielectric layer includes any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, HSSQ and MSSQ.
10. The semiconductor chip according to claim 8 , wherein material comprising the air gap-free dielectric layer includes any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, polyimide, BCB and to parylene.
11. The semiconductor chip according to claim 1 , wherein the dielectric layer with the dielectric constant decreasing structure comprises a double-layered structure of a hollow type dielectric is layer which has an air gap defined in the center portion thereof and a porous dielectric layer which has a plurality of air gaps therein.
12. The semiconductor chip according to claim 11 , wherein material comprising the hollow type dielectric layer includes any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, polyimide, BCB and parylene.
13. The semiconductor chip according to claim 11 , wherein material comprising the porous dielectric layer includes any one selected from the group consisting of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, HSSQ and MSSQ.
14. A stacked semiconductor package comprising:
a plurality of semiconductor chips each including a substrate, through-electrodes passing through the substrate and a dielectric layer formed between the substrate and the through-electrodes and having a dielectric constant decreasing structure, and stacked such that through-electrodes of the plurality of semiconductor chips are connected with one another.
15. The stacked semiconductor package according to claim 14 , further comprising:
is a first dielectric layer formed under a lowermost semiconductor chip among the plurality of stacked semiconductor chips in such a way as to leave the through-electrodes of the lowermost semiconductor chip exposed;
redistribution lines formed under the first dielectric layer and electrically connected with the exposed through-electrodes of the lowermost semiconductor chip; and
a second dielectric layer formed under the first dielectric layer including the redistribution lines in such a way as to leave portions of the redistribution lines exposed.
16. The stacked semiconductor package according to claim 15 , further comprising:
external connection terminals mounted to the portions of the redistribution lines which are exposed through the second dielectric layer.
17. The stacked semiconductor package according to claim 14 , further comprising:
a structural body supporting the semiconductor chips and having connection electrodes which are electrically connected with the through-electrodes of the lowermost semiconductor chip among the plurality of stacked semiconductor chips.
18. The stacked semiconductor package according to claim 17 , wherein the structural body comprises any one of a printed circuit board, an interposer and a semiconductor package.
19. The stacked semiconductor package according to claim 14 , wherein the dielectric layer with the dielectric constant decreasing structure of the lowermost semiconductor chip has a highest dielectric constant among the semiconductor chips, dielectric constants of dielectric layers with the dielectric constant decreasing structure gradually decrease toward an uppermost semiconductor chip, and the dielectric layer with the dielectric constant decreasing structure of the uppermost semiconductor chip has a lowest dielectric constant.
20. The stacked semiconductor package according to claim 19 ,
wherein the semiconductor chips include a first semiconductor chip, a second semiconductor chip which is stacked under the first semiconductor chip, and a third semiconductor chip which is stacked under the second semiconductor chip, and
wherein the dielectric layer of the third semiconductor chip comprises a double-layered structure of a porous dielectric layer which has a plurality of air gaps therein and an air gap-free dielectric layer which has no air gap therein, the dielectric layer of is the second semiconductor chip comprises a single-layered structure of a porous dielectric layer which has a plurality of air gaps therein, and the dielectric layer of the first semiconductor chip comprises a single-layered structure of a hollow type dielectric layer which has an air gap defined in a center portion thereof.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/516,672 US9159709B2 (en) | 2011-12-22 | 2014-10-17 | Semiconductor chip and stacked semiconductor package having the same |
US14/849,302 US10014278B2 (en) | 2011-12-22 | 2015-09-09 | Semiconductor chip and stacked semiconductor package having the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020110140033A KR101880155B1 (en) | 2011-12-22 | 2011-12-22 | Stacked semiconductor package having the same |
KR10-2011-140033 | 2011-12-22 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/516,672 Division US9159709B2 (en) | 2011-12-22 | 2014-10-17 | Semiconductor chip and stacked semiconductor package having the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20130161826A1 true US20130161826A1 (en) | 2013-06-27 |
Family
ID=48637794
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/566,118 Abandoned US20130161826A1 (en) | 2011-12-22 | 2012-08-03 | Semiconductor chip and stacked semiconductor package having the same |
US14/516,672 Active US9159709B2 (en) | 2011-12-22 | 2014-10-17 | Semiconductor chip and stacked semiconductor package having the same |
US14/849,302 Active US10014278B2 (en) | 2011-12-22 | 2015-09-09 | Semiconductor chip and stacked semiconductor package having the same |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/516,672 Active US9159709B2 (en) | 2011-12-22 | 2014-10-17 | Semiconductor chip and stacked semiconductor package having the same |
US14/849,302 Active US10014278B2 (en) | 2011-12-22 | 2015-09-09 | Semiconductor chip and stacked semiconductor package having the same |
Country Status (3)
Country | Link |
---|---|
US (3) | US20130161826A1 (en) |
KR (1) | KR101880155B1 (en) |
CN (1) | CN103178029B (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170250140A1 (en) * | 2015-04-14 | 2017-08-31 | Invensas Corporation | High Performance Compliant Substrate |
US20190139890A1 (en) * | 2017-11-08 | 2019-05-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated fan-out package and manufacturing method thereof |
US20190333899A1 (en) * | 2018-04-30 | 2019-10-31 | SK Hynix Inc. | Stack packages including through mold via structures |
US20190333894A1 (en) * | 2018-04-30 | 2019-10-31 | SK Hynix Inc. | Stack packages including through mold vias |
DE102016102522B4 (en) | 2016-02-04 | 2023-09-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Connection structure and method for its production |
US11830851B2 (en) | 2020-04-07 | 2023-11-28 | Mediatek Inc. | Semiconductor package structure |
DE102021107982B4 (en) | 2020-04-07 | 2024-02-22 | Mediatek Inc. | SEMICONDUCTOR PACKAGE STRUCTURE |
WO2024093288A1 (en) * | 2022-10-31 | 2024-05-10 | 华为技术有限公司 | Chip, chip stacking structure, chip packaging structure, and electronic device |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101880155B1 (en) * | 2011-12-22 | 2018-07-19 | 에스케이하이닉스 주식회사 | Stacked semiconductor package having the same |
KR102650497B1 (en) * | 2017-02-28 | 2024-03-25 | 에스케이하이닉스 주식회사 | Stacked semiconductor device |
EP3698436B1 (en) * | 2017-10-18 | 2022-02-23 | CommScope Technologies LLC | Broadband stacked patch radiating elements and related phased array antennas |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6090698A (en) * | 1999-07-23 | 2000-07-18 | United Microelectronics Corp | Fabrication method for an insulation structure having a low dielectric constant |
US20070069364A1 (en) * | 2005-09-29 | 2007-03-29 | Nec Electronics Corporation | Semiconductor device and method for manufacturing same |
US20100230741A1 (en) * | 2009-03-12 | 2010-09-16 | Samsung Electronics Co., Ltd. | Semiconductor devices with an air gap in trench isolation dielectric |
US20100252935A1 (en) * | 2009-04-03 | 2010-10-07 | In Young Lee | Semiconductor device and method for fabricating the same |
US20100258936A1 (en) * | 2009-04-10 | 2010-10-14 | Jong Hoon Kim | Stacked semiconductor package |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7138329B2 (en) * | 2002-11-15 | 2006-11-21 | United Microelectronics Corporation | Air gap for tungsten/aluminum plug applications |
KR100478497B1 (en) * | 2002-12-05 | 2005-03-29 | 동부아남반도체 주식회사 | A method for manufacturing a semiconductor device |
US7081673B2 (en) * | 2003-04-17 | 2006-07-25 | International Business Machines Corporation | Multilayered cap barrier in microelectronic interconnect structures |
US7871923B2 (en) | 2007-01-26 | 2011-01-18 | Taiwan Semiconductor Maufacturing Company, Ltd. | Self-aligned air-gap in interconnect structures |
JP2008244187A (en) * | 2007-03-28 | 2008-10-09 | Elpida Memory Inc | Through electrode and semiconductor device |
KR101038313B1 (en) * | 2008-01-30 | 2011-06-01 | 주식회사 하이닉스반도체 | Stack package |
KR101627509B1 (en) * | 2010-03-04 | 2016-06-08 | 삼성전자주식회사 | Etching solution, method of forming a gate insulation layer using a etching solution and method of manufacturing a semiconductor device using a etching solution |
KR20120031811A (en) * | 2010-09-27 | 2012-04-04 | 삼성전자주식회사 | Semiconductor devices and methods of fabricating the same |
KR20120048991A (en) * | 2010-11-08 | 2012-05-16 | 삼성전자주식회사 | Semiconductor devices and methods of fabricating the same |
KR101880155B1 (en) * | 2011-12-22 | 2018-07-19 | 에스케이하이닉스 주식회사 | Stacked semiconductor package having the same |
-
2011
- 2011-12-22 KR KR1020110140033A patent/KR101880155B1/en active IP Right Grant
-
2012
- 2012-08-03 US US13/566,118 patent/US20130161826A1/en not_active Abandoned
- 2012-11-22 CN CN201210477865.8A patent/CN103178029B/en active Active
-
2014
- 2014-10-17 US US14/516,672 patent/US9159709B2/en active Active
-
2015
- 2015-09-09 US US14/849,302 patent/US10014278B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6090698A (en) * | 1999-07-23 | 2000-07-18 | United Microelectronics Corp | Fabrication method for an insulation structure having a low dielectric constant |
US20070069364A1 (en) * | 2005-09-29 | 2007-03-29 | Nec Electronics Corporation | Semiconductor device and method for manufacturing same |
US20100230741A1 (en) * | 2009-03-12 | 2010-09-16 | Samsung Electronics Co., Ltd. | Semiconductor devices with an air gap in trench isolation dielectric |
US20100252935A1 (en) * | 2009-04-03 | 2010-10-07 | In Young Lee | Semiconductor device and method for fabricating the same |
US20100258936A1 (en) * | 2009-04-10 | 2010-10-14 | Jong Hoon Kim | Stacked semiconductor package |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170250140A1 (en) * | 2015-04-14 | 2017-08-31 | Invensas Corporation | High Performance Compliant Substrate |
US10410977B2 (en) * | 2015-04-14 | 2019-09-10 | Invensas Corporation | High performance compliant substrate |
DE102016102522B4 (en) | 2016-02-04 | 2023-09-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Connection structure and method for its production |
US20190139890A1 (en) * | 2017-11-08 | 2019-05-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated fan-out package and manufacturing method thereof |
US10553533B2 (en) * | 2017-11-08 | 2020-02-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated fan-out package and manufacturing method thereof |
US20190333899A1 (en) * | 2018-04-30 | 2019-10-31 | SK Hynix Inc. | Stack packages including through mold via structures |
US20190333894A1 (en) * | 2018-04-30 | 2019-10-31 | SK Hynix Inc. | Stack packages including through mold vias |
US10665570B2 (en) * | 2018-04-30 | 2020-05-26 | SK Hynix Inc. | Stack packages including through mold vias |
US11342315B2 (en) * | 2018-04-30 | 2022-05-24 | SK Hynix Inc. | Stack packages including through mold via structures |
US11830851B2 (en) | 2020-04-07 | 2023-11-28 | Mediatek Inc. | Semiconductor package structure |
DE102021107982B4 (en) | 2020-04-07 | 2024-02-22 | Mediatek Inc. | SEMICONDUCTOR PACKAGE STRUCTURE |
WO2024093288A1 (en) * | 2022-10-31 | 2024-05-10 | 华为技术有限公司 | Chip, chip stacking structure, chip packaging structure, and electronic device |
Also Published As
Publication number | Publication date |
---|---|
KR101880155B1 (en) | 2018-07-19 |
US20160111397A1 (en) | 2016-04-21 |
US20150091139A1 (en) | 2015-04-02 |
CN103178029B (en) | 2016-12-21 |
US20180040588A9 (en) | 2018-02-08 |
US10014278B2 (en) | 2018-07-03 |
KR20130072555A (en) | 2013-07-02 |
CN103178029A (en) | 2013-06-26 |
US9159709B2 (en) | 2015-10-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10014278B2 (en) | Semiconductor chip and stacked semiconductor package having the same | |
US10985106B2 (en) | Stack packages including bridge dies | |
US9087819B2 (en) | Semiconductor package and stack-type semiconductor package having the same | |
US8803327B2 (en) | Semiconductor package | |
US10553567B2 (en) | Chip stack packages | |
US9252139B2 (en) | Stacked semiconductor package and method for manufacturing the same | |
US9515054B2 (en) | Semiconductor device and stacked semiconductor package having the same | |
US8878349B2 (en) | Semiconductor chip and stacked semiconductor package having the same | |
US20130292818A1 (en) | Semiconductor chip, semiconductor package having the same, and stacked semiconductor package using the semiconductor package | |
US8884445B2 (en) | Semiconductor chip and stacked semiconductor package having the same | |
US9312232B2 (en) | Conductive bump, semiconductor chip and stacked semiconductor package using the same | |
US8803325B2 (en) | Stacked semiconductor package | |
US8829657B2 (en) | Semiconductor substrate, semiconductor chip having the same, and stacked semiconductor package | |
KR101978975B1 (en) | Semiconductor device having embedded capacitor | |
US20140015126A1 (en) | Semiconductor package and stacked semiconductor package using the same | |
US20130099359A1 (en) | Semiconductor package and stacked semiconductor package | |
KR102188644B1 (en) | Semiconductor package having extanded bandwidth | |
US20130240885A1 (en) | Semiconductor substrate, and semiconductor chip and stacked semiconductor package having the same | |
US9041178B2 (en) | Semiconductor device | |
US10002850B2 (en) | Semiconductor chip flexibly applied to various routing structures and semiconductor chip module using the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SK HYNIX INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SON, HO YOUNG;REEL/FRAME:028721/0921 Effective date: 20120716 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |