US20130126972A1 - Semiconductor device and method for fabricating the same - Google Patents
Semiconductor device and method for fabricating the same Download PDFInfo
- Publication number
- US20130126972A1 US20130126972A1 US13/304,086 US201113304086A US2013126972A1 US 20130126972 A1 US20130126972 A1 US 20130126972A1 US 201113304086 A US201113304086 A US 201113304086A US 2013126972 A1 US2013126972 A1 US 2013126972A1
- Authority
- US
- United States
- Prior art keywords
- conductivity type
- fin
- substrate
- gate
- type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 43
- 238000000034 method Methods 0.000 title claims abstract description 36
- 239000000758 substrate Substances 0.000 claims abstract description 83
- 239000012535 impurity Substances 0.000 claims abstract description 54
- 238000002955 isolation Methods 0.000 claims abstract description 23
- 239000000463 material Substances 0.000 claims description 9
- 238000007599 discharging Methods 0.000 claims description 3
- 238000005468 ion implantation Methods 0.000 description 13
- 230000008569 process Effects 0.000 description 11
- 238000004519 manufacturing process Methods 0.000 description 7
- 238000000137 annealing Methods 0.000 description 5
- 238000011282 treatment Methods 0.000 description 5
- 238000012986 modification Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 229910005542 GaSb Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823821—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0924—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
Definitions
- the present invention relates to a semiconductor device and a method for fabricating the same, and more particularly, to an electrostatic discharge (ESD) protection device and a method for fabricating the same that are compatible with a fin-type field effect transistor (FinFET) process.
- ESD electrostatic discharge
- FinFET fin-type field effect transistor
- ESD electrical overstress
- ICs integrated circuits
- ESD protection is the main factor of electrical overstress (EOS) which causes damage to most of electronic devices or systems. Such damage can result in the permanent damage of semiconductor devices and computer systems, so that circuit functions of integrated circuits (ICs) are affected and operation of electronic products is abnormal. Accordingly, a number of methods have been developed to protect the semiconductor IC devices against possible ESD damages.
- the most common type of ESD protection is the incorporation of a specific hardware inside the IC package, and therefore a specially-designed ESD protection device is utmostly required so as to advantageously protect the internal core devices.
- the present invention is directed to a semiconductor device and a method for fabricating the same, wherein an ESD protection device can be compatible with the existing FinFET process.
- a semiconductor device of the present invention including a substrate of a first conductivity type, a first fin, a first gate, a first doped region of the first conductivity type, a second fin, a second gate, and at least one second doped region of the first conductivity type or of the second conductivity type.
- the substrate includes a first region and a second region.
- the first fin is disposed on the first region of the substrate, and includes a first middle portion of the first conductivity type, and two first end portions of a second conductivity type.
- the first gate is disposed on the substrate and covers the first middle portion of the first fin.
- the first doped region is configured in the first middle portion of the first fin and underlies the first gate, wherein the first doped region has an impurity concentration higher than that of the substrate.
- the second fin is disposed on the second region of the substrate, and includes a second middle portion of the first conductivity type and two second end portions of the second conductivity type.
- the second gate is disposed on the substrate and covers the second middle portion of the second fin.
- the second doped region is configured in the second fin.
- the second doped region is of the first conductivity type
- the second doped region is configured in the second middle portion of the second fin underlying the second gate, and has an impurity concentration substantially equal to or lower than that of the substrate.
- the second doped region is of the second conductivity type
- the second doped region is configured in the second end portions of the second fin adjoining the substrate, and has an impurity concentration lower than that of other parts of the second end portions.
- the second doped region of the first conductivity type and the second doped region of the second conductivity type may coexist.
- the semiconductor device further includes a plurality of isolation structures, disposed underneath the first and the second gates and adjacent to the first and the second fins.
- the substrate, the first fin and the second fin are formed of a same material.
- the first region is a core device region
- the second region is an electrostatic discharging (ESD) device region.
- Another semiconductor device of the present invention including a substrate of a first conductivity type, a fin, a gate, source and drain regions of a second conductivity type, and a first doped region of the second conductivity type.
- a plurality of isolation structures is formed on the substrate.
- the fin is disposed on the substrate between two adjacent isolation structures.
- the gate is disposed on the isolation structures and covers a portion of the fin, wherein the portion of the fin covered by the gate is of the first conductivity type.
- the source and drain regions is configured in the fin at respective sides of the gate.
- the first doped region is configured in the fin underlying the source and drain regions and adjoining the substrate.
- the first doped region has an impurity concentration lower than that of the source and drain regions.
- the semiconductor device further includes a second doped region of the first conductivity type, configured in the fin underlying the gate and between the source and drain regions.
- the second doped region has an impurity concentration substantially equal to or lower than that of the substrate.
- the substrate and the fin are formed of a same material.
- a method for fabricating a semiconductor device of the present invention is described as follows.
- a fin of a first conductivity type is formed on a substrate of the first conductivity type.
- a gate is formed on the substrate, wherein the gate covers a portion of the fin.
- Source and drain regions of a second conductivity type are formed in the fin at respective sides of the gate.
- a punch-through stopper (PTS) of the first conductivity type is formed in the fin underlying the gate and between the source and drain regions, wherein the PTS has an impurity concentration higher than that of the substrate.
- a first impurity of the second conductivity type is implanted into the PTS, so as to compensate the impurity concentration of the PTS.
- the method further includes implanting a second impurity of the first conductivity type into a bottom part of the source and drain regions, so as to compensate an impurity concentration of the bottom part of the source and drain regions.
- a fin of a first conductivity type is formed on a substrate of the first conductivity type.
- a gate is formed on the substrate, wherein the gate covers a portion of the fin.
- Source and drain regions of a second conductivity type are formed in the fin at respective sides of the gate.
- An impurity of the first conductivity type is implanted into a bottom part of the source and drain regions, so as to compensate an impurity concentration of the bottom part of the source and drain regions.
- a punch-through stopper is not formed in the fin underlying the gate and between the source and drain regions.
- the second conductivity when the first conductivity type is P-type, the second conductivity is N-type; when the first conductivity type is N-type, the second conductivity is P-type.
- the proposed doped regions can induce punch-through currents more easily at respective junctions, so as to provide possible current leakage paths for ESD purposes.
- the fabricating method is entirely compatible with the current FinFET process, such that the fabrication is simple and the ESD performance can be improved.
- FIG. 1 depicts, in a simplified perspective view, a semiconductor device according to an embodiment of the present invention.
- FIGS. 2A-2D are schematic cross-sectional diagrams of the semiconductor device shown in FIG. 1 along respective lines A-A′, B-B′, C-C′ and D-D′.
- FIGS. 3A-3E schematically depict, in a perspective view, a method for fabricating a semiconductor device according to an embodiment of the present invention.
- a FinFET In a FinFET, one or multiple fins are formed by vertically extending from a substrate, and a gate intersects these fins. A source and a drain are formed at respective ends of each fin, and an effective channel determined by a contact region of each fin and the gate is formed therebetween. As compared with a planar transistor, the FinFET has an increased channel width, and thus, a higher drive current can be obtained with a less chip area in an integrated circuit.
- an ESD protection device and a fabricating method thereof that can be compatible with the FinFET process are illustrated in the following embodiments according to the present invention.
- the following disclosure is described in terms of a core device and an ESD protection device incorporated on a single substrate, which are illustrated only as an exemplary example, and should not be adopted for limiting the scope of the present invention.
- the number and the arrangement of the fins are not particularly limited by the present invention.
- FIG. 1 depicts, in a simplified perspective view, a semiconductor device according to an embodiment of the present invention.
- FIGS. 2A-2D are schematic cross-sectional diagrams of the semiconductor device shown in FIG. 1 along respective lines A-A′, B-B′, C-C′ and D-D′.
- a semiconductor device 100 includes a substrate 102 of a first conductivity type, fins 104 and 106 , gates 108 and 110 , doped regions 112 of the first conductivity type, and at least one of doped regions 114 of the first conductivity type and doped regions 116 of the second conductivity type.
- the substrate 102 includes a first region 102 a and a second region 102 b which are, for example, separated from each other.
- the first region 102 a may be a core device region
- the second region 102 b may be an ESD protection device region.
- the substrate 102 can be a P-type bulk semiconductor wafer made of material selected from the group consisting of silicon (Si), germanium-doped silicon (Ge-doped Si), carbon-doped silicon (C-doped Si), SiGe, germanium (Ge), and III-V semiconductors such as GaAs, InGaAs, InSb, InAs, GaSb, InP, etc.
- the substrate 102 is a P ⁇ or P ⁇ substrate.
- a plurality of isolation structures 118 e.g. shallow trench isolation (STI), is deployed on the substrate 102 .
- the isolation structures 118 can be disposed underneath the gates 108 and 110 , and also adjacent to the fins 104 and 106 .
- the isolation structures 118 are, for example, made of insulating material such as silicon oxide.
- the fins 104 are disposed on the first region 102 a of the substrate 102 , and each fin 104 includes a middle portion 104 a of the first conductivity type and two end portions 104 b of a second conductivity type.
- the fins 104 and the substrate 102 can be formed of the same material.
- the doping conditions of the middle portions 104 a of the fins 104 can be the same as the P ⁇ or P ⁇ substrate 102 .
- the end portions 104 b of the fins 104 can be doped as N+ regions.
- the gate 108 is disposed on the substrate 102 and covers the middle portions 104 a of the fins 104 .
- the gate 108 may have a stripe pattern extending along a direction different from the extending direction of the fins 104 , and thus, the gate 108 intersects the fins 104 and the isolation structures 118 .
- a gate dielectric layer 120 may be disposed between the gate 108 and the fins 104 , wherein the gate dielectric layer can be arranged or formed based on requirements of the practical manufacture.
- the P-type lightly doped middle portions 104 a covered by the gate 108 may serve as channel regions in the transistors, while the N-type heavily doped end portions 104 b at respective sides of the gate 108 may serve as source and drain regions.
- the material of the gate 108 includes polysilicon, metal, alloy, metal silicide or a combination thereof.
- the doped regions 112 are configured in the middle portions 104 a of the fins 104 , and underlie the gate 108 . As shown in FIG. 2A , the doped regions 112 may be substantially level with the top surfaces of the isolation structures 118 , and therefore, approximately beneath the channel regions between the source and drain regions.
- the doped regions 112 such as P ⁇ or P doped regions, have an impurity concentration higher than that of the substrate 102 .
- punch-through currents may flow easily in regions not controlled by the gate
- an ion implantation is performed to dope these regions with the impurity having a conductivity type opposite to that of the source and drain regions and to a high impurity concentration, so as to reduce the punch-through currents.
- the doped regions 112 with the impurity concentration higher than that of the substrate 102 can function as a punch-through stopper (PTS) to efficiently suppress the leakage currents beneath the channel regions embedded in the isolation structures 118 .
- PTS punch-through stopper
- the fins 106 are disposed on the second region 102 b of the substrate 102 , and each fin 106 includes a middle portion 106 a of the first conductivity type and two end portions 106 b of the second conductivity type.
- the fins 106 and the substrate 102 can be formed of the same material.
- the doping conditions of the middle portions 106 a of the fins 106 can be the same as the P ⁇ or P ⁇ substrate 102 .
- the end portions 106 b of the fins 106 can be doped as N+ regions.
- the gate 110 is disposed on the substrate 102 and covers the middle portions 106 a of the fins 106 . Similar to the disposition of the gate 108 on the first region 102 a of the substrate 102 , the gate 110 deployed on the second region 102 b of the substrate 102 may intersect the fins 106 and the isolation structures 118 . A gate dielectric layer 122 may be further disposed between the gate 110 and the fins 106 . It is noted that the P-type lightly doped middle portions 106 a covered by the gate 110 may serve as channel regions, while the N-type heavily doped end portions 106 b at respective sides of the gate 110 may serve as source and drain regions.
- the gate 110 can be made of the same or like materials of the gate 108 , and detailed descriptions thereof are omitted herein.
- the doped regions 114 of the first conductivity type and the doped regions 116 of the second conductivity type are configured in different sites of the fins 106 .
- the semiconductor device 100 can include the doped regions 114 in the fins 106 solely, or can include the doped regions 116 in the fins 106 solely.
- the doped regions 114 and the doped regions 116 can coexist in the fins 106 of the semiconductor device 100 .
- the P-type doped regions 114 are configured in the middle portions 106 a of the fins 106 underlying the gate 110 .
- the deployment of the doped regions 114 on the second region 102 b of the substrate 102 may corresponds with that of the doped regions 112 on the first region 102 a of the substrate 102 , while the difference therebetween lies in the impurity concentration.
- the doped regions 114 such as P ⁇ or P ⁇ doped regions, have an impurity concentration substantially equal to or lower than that of the substrate 102 .
- the N-type doped regions 116 are configured in the end portions 106 b of the fins 106 adjoining the substrate 102 .
- the doped regions 116 are, for example, deployed in bottom parts of the end portions 106 b . That is to say, the end portions 106 b of the fins 106 can be divided into two parts respectively, wherein the doped regions 116 is configured at the bottom adjoining the substrate 102 , and the other part above the doped regions 116 functions as the source and drain regions.
- the doped regions 116 such as N or N ⁇ doped regions, have an impurity concentration lower than that of the source and drain regions (i.e. the other part above the doped regions 116 ).
- the P-type doped regions 114 lighter than the substrate 102 and/or the N-type doped regions 116 lighter than the source and drain regions can facilely induce leakage currents at respective junctions, thereby providing possible punch-through current paths for ESD protection purposes.
- the lighter P-type doped regions 114 underlying the channel regions is prone to cause large off-leakage currents between the source and drain regions, and such behavior facilitates bypass of the ESD currents.
- the lighter N-type doped regions 116 underlying the source and drain regions and adjoining the substrate 102 is also capable of encouraging the punch-through phenomenon, and thus the sudden ESD currents can be discharged downward.
- the coexistence of the P-type doped regions 114 and the N-type doped regions 116 can further advance the current spreading as the ESD current conduction area is uniformly spread out, so that much higher ESD currents can be conducted and discharged.
- the substrate potential may be raised through the current leakage paths induced by the doped regions 114 and 116 , and therefore, the bipolar junction transistor (BJT) can be quickly turned on with uniformly turn-on behavior. Accordingly, the ESD protection capability is effectively improved in this ESD protection device based on the FinFET construction, and the core FinFET device or other internal circuits can thus be advantageously protected.
- a method for fabricating the semiconductor device 100 shown in FIG. 1 is then illustrated in a perspective view.
- the following disclosure of semiconductor device manufacture is mainly described in terms of utilizing the existing FinFET process to form the ESD protection device in this invention, which thereby enables those of ordinary skill in the art to practice this invention, but is not construed as limiting the scope of this invention. It is appreciated by those of ordinary skill in the art that other elements can be formed in a manner or in sequence not shown in the following embodiment according to known knowledge in the art.
- FIGS. 3A-3E schematically depict, in a perspective view, a method for fabricating a semiconductor device according to an embodiment of the present invention, wherein the detailed descriptions of the same or like elements shown in FIG. 1 and FIGS. 2A-2D have been described explicitly in the foregoing embodiment, and will be omitted hereinafter.
- the drawings of FIGS. 3A-3E may be simplified by omitting partial structures.
- a substrate 302 which includes a first region 302 a and a second region 302 b such as a core device region and an ESD protection device region.
- the substrate 302 can be a P-type bulk semiconductor wafer, but the present invention is not limited thereto.
- the substrate 302 is then patterned by lithography and etching processes, so that a plurality of P-type fins 304 and 306 are formed by respectively protruding from the first region 302 a and the second region 302 b of the substrate 302 .
- Isolation structures 318 are formed between the adjacent fins 304 and between the adjacent fins 306 , wherein top surfaces of the isolation structures 318 are, for example, lower than those of the fins 304 and 306 .
- an ion implantation I 1 is performed to partially dope middle portions 304 a of the fins 304 and middle portions 306 a of the fins 306 with the impurity having the same conductivity type as the substrate 302 , i.e. P-type impurity.
- An optional annealing treatment can be further performed after the ion implantation I 1 .
- Doped regions 312 and 314 are thus formed by implanting the P-type impurity therein, and have an impurity concentration higher than that of the substrate 302 .
- the doped regions 312 and 314 may be substantially level with the top surfaces of the isolation structures 318 and approximately beneath channel regions to be subsequently formed, that is, in positions analogous to the doped regions 112 and 114 shown in FIGS. 2A-2B .
- the P-type doped regions 312 and 314 with higher impurity concentration may serve as a punch-through stopper (PTS), thereby reducing the punch-through currents.
- another ion implantation I 2 is performed to dope the doped regions 314 with an impurity having a conductivity type opposite to that of the substrate 302 , i.e. N-type impurity.
- Another annealing treatment can be optionally performed after the ion implantation I 2 .
- the original P-type impurity in the doped regions 314 ′ is compensated by the N-type impurity, and thus the P-type impurity concentration of the doped regions 314 ′ may be substantially equal or lower than that of the substrate 302 . Consequently, the resultant doped regions 314 ′ are deprived of the PTS function, and such default adjustment turns the former PTS into a possible conducting path for ESD currents in the second region (ESD protection device region) 302 b.
- gates 308 and 310 are formed on the substrate 304 to cover portions of the fins 304 , 306 and the isolation structures 318 .
- the gate 308 covers the middle portions 304 a of the fins 304 in the first region 302 a
- the gate 310 covers the middle portions 306 a of the fins 306 in the second region 302 b , such that the channel regions are defined.
- a gate dielectric layer 320 may be formed between the gate 308 and the fins 304
- a gate dielectric layer 322 may be formed between the gate 310 and the fins 306 .
- an ion implantation process 13 can be performed, thereby forming source and drain regions in the fins 304 and 306 at respective sides of the gates 308 and 310 .
- N-type impurity is implanted into end portions 304 b of the fins 304 and into end portions 306 b of the fins 306 using the gates 308 and 310 as a mask, so that N+ doped regions are formed.
- Another annealing treatment can be performed after the ion implantation I 3 for implant activation.
- another ion implantation I 4 is performed to dope bottom parts of the end portions 306 b of the fins 306 with an impurity having a conductivity type opposite to that of the source and drain regions, i.e. P-type impurity.
- an annealing treatment can be additionally conducted after the ion implantation I 4 .
- the ion implantation I 4 enables the bottom parts of the N+ source and drain regions adjoining the substrate 302 to be compensated with the P-type impurity, so that doped regions 316 are formed at the junction between the substrates 302 and the source and drain regions of the ESD protection device, and have an impurity concentration lower than that of the source and drain regions.
- the fabrication of the demanded semiconductor device 100 shown in FIG. 1 is accomplished in substance.
- the ion implantations I 1 , I 2 and I 4 are selectable based on requirements of the doped regions 314 ′ and 316 .
- the doped regions 314 ′ and 316 can coexist or, in the alternative, the formation of the doped regions 314 ′ or the doped regions 316 can be omitted. Consequently, the doped regions 314 ′ and/or the doped regions 316 formed in the second region (ESD protection device region) 302 b may function as the punch-through current paths for ESD protection, and eventually provide better ESD conduction efficiency.
- any combination of these ion implantations and annealing treatments required in the fabricating process can be incorporated and compatible with the existing FinFET fabrication process.
- the formation of the doped regions 314 ′ that are fabricated by compensating the P-type impurity in the PTS (doped regions 314 ) according to the above-mentioned embodiment is only as an exemplary example, and should not be adopted for limiting the scope of the present invention.
- only the doped regions 312 are formed as the PTS underlying the gate 308 and between the source and drain regions in the first region (core device region) 302 a , while the doped regions 314 are not formed in the second region (ESD protection device region) 302 b . Since the ESD protection device is free of the PTS (doped regions 314 ) in the fins 306 underlying the gate 310 , the compensation for the PTS is no longer necessary.
- the foregoing embodiments in which the first conductivity type is P-type and the second conductivity type is N-type are provided for exemplary illustration purposes, and should not be construed as limiting the scope of the present invention. It is appreciated by those skilled in the art that the conductivity type depicted above can be exchanged, i.e. the first conductivity type being N-type and the second conductivity type being P-type, so as to form the semiconductor device in other embodiments of this invention. Other applications and modifications should be apparent to those of ordinary skill in the art in accordance with the said embodiments, and thus, the detailed descriptions thereof are not specifically described herein.
- the semiconductor device and the fabricating method thereof provide the current leakage paths by tuning or removing the implantation of the PTS, thereby facilitating the punch-through phenomenon at the junctions.
- the ESD currents can be easily conducted and discharged, and the core device or other internal circuits can thus be well protected.
- the method of the present invention can be in general compatible with and incorporated into the current FinFET process through slight modifications. Therefore, not only the ESD performance can be promised, but the fabrication process is simplified.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Ceramic Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a semiconductor device and a method for fabricating the same, and more particularly, to an electrostatic discharge (ESD) protection device and a method for fabricating the same that are compatible with a fin-type field effect transistor (FinFET) process.
- 2. Description of Related Art
- ESD is the main factor of electrical overstress (EOS) which causes damage to most of electronic devices or systems. Such damage can result in the permanent damage of semiconductor devices and computer systems, so that circuit functions of integrated circuits (ICs) are affected and operation of electronic products is abnormal. Accordingly, a number of methods have been developed to protect the semiconductor IC devices against possible ESD damages. The most common type of ESD protection is the incorporation of a specific hardware inside the IC package, and therefore a specially-designed ESD protection device is utmostly required so as to advantageously protect the internal core devices.
- Accordingly, the present invention is directed to a semiconductor device and a method for fabricating the same, wherein an ESD protection device can be compatible with the existing FinFET process.
- A semiconductor device of the present invention is provided, including a substrate of a first conductivity type, a first fin, a first gate, a first doped region of the first conductivity type, a second fin, a second gate, and at least one second doped region of the first conductivity type or of the second conductivity type. The substrate includes a first region and a second region. The first fin is disposed on the first region of the substrate, and includes a first middle portion of the first conductivity type, and two first end portions of a second conductivity type. The first gate is disposed on the substrate and covers the first middle portion of the first fin. The first doped region is configured in the first middle portion of the first fin and underlies the first gate, wherein the first doped region has an impurity concentration higher than that of the substrate. The second fin is disposed on the second region of the substrate, and includes a second middle portion of the first conductivity type and two second end portions of the second conductivity type. The second gate is disposed on the substrate and covers the second middle portion of the second fin. The second doped region is configured in the second fin. When the second doped region is of the first conductivity type, the second doped region is configured in the second middle portion of the second fin underlying the second gate, and has an impurity concentration substantially equal to or lower than that of the substrate. When the second doped region is of the second conductivity type, the second doped region is configured in the second end portions of the second fin adjoining the substrate, and has an impurity concentration lower than that of other parts of the second end portions.
- According to an embodiment of the present invention, the second doped region of the first conductivity type and the second doped region of the second conductivity type may coexist.
- According to an embodiment of the present invention, the semiconductor device further includes a plurality of isolation structures, disposed underneath the first and the second gates and adjacent to the first and the second fins.
- According to an embodiment of the present invention, the substrate, the first fin and the second fin are formed of a same material.
- According to an embodiment of the present invention, the first region is a core device region, and the second region is an electrostatic discharging (ESD) device region.
- Another semiconductor device of the present invention is provided, including a substrate of a first conductivity type, a fin, a gate, source and drain regions of a second conductivity type, and a first doped region of the second conductivity type. A plurality of isolation structures is formed on the substrate. The fin is disposed on the substrate between two adjacent isolation structures. The gate is disposed on the isolation structures and covers a portion of the fin, wherein the portion of the fin covered by the gate is of the first conductivity type. The source and drain regions is configured in the fin at respective sides of the gate. The first doped region is configured in the fin underlying the source and drain regions and adjoining the substrate. The first doped region has an impurity concentration lower than that of the source and drain regions.
- According to an embodiment of the present invention, the semiconductor device further includes a second doped region of the first conductivity type, configured in the fin underlying the gate and between the source and drain regions. The second doped region has an impurity concentration substantially equal to or lower than that of the substrate.
- According to an embodiment of the present invention, the substrate and the fin are formed of a same material.
- A method for fabricating a semiconductor device of the present invention is described as follows. A fin of a first conductivity type is formed on a substrate of the first conductivity type. A gate is formed on the substrate, wherein the gate covers a portion of the fin. Source and drain regions of a second conductivity type are formed in the fin at respective sides of the gate. A punch-through stopper (PTS) of the first conductivity type is formed in the fin underlying the gate and between the source and drain regions, wherein the PTS has an impurity concentration higher than that of the substrate. A first impurity of the second conductivity type is implanted into the PTS, so as to compensate the impurity concentration of the PTS.
- According to an embodiment of the present invention, the method further includes implanting a second impurity of the first conductivity type into a bottom part of the source and drain regions, so as to compensate an impurity concentration of the bottom part of the source and drain regions.
- Another method for fabricating a semiconductor device of the present invention is described as follows. A fin of a first conductivity type is formed on a substrate of the first conductivity type. A gate is formed on the substrate, wherein the gate covers a portion of the fin. Source and drain regions of a second conductivity type are formed in the fin at respective sides of the gate. An impurity of the first conductivity type is implanted into a bottom part of the source and drain regions, so as to compensate an impurity concentration of the bottom part of the source and drain regions.
- According to an embodiment of the present invention, a punch-through stopper (PTS) is not formed in the fin underlying the gate and between the source and drain regions.
- According to an embodiment of the present invention, when the first conductivity type is P-type, the second conductivity is N-type; when the first conductivity type is N-type, the second conductivity is P-type.
- As mentioned above, in the semiconductor device and the method for fabricating the same of the present invention, the proposed doped regions can induce punch-through currents more easily at respective junctions, so as to provide possible current leakage paths for ESD purposes. Besides, the fabricating method is entirely compatible with the current FinFET process, such that the fabrication is simple and the ESD performance can be improved.
- In order to make the aforementioned and other features and advantages of the present invention more comprehensible, preferred embodiments accompanied with figures are described in detail below.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
-
FIG. 1 depicts, in a simplified perspective view, a semiconductor device according to an embodiment of the present invention. -
FIGS. 2A-2D are schematic cross-sectional diagrams of the semiconductor device shown inFIG. 1 along respective lines A-A′, B-B′, C-C′ and D-D′. -
FIGS. 3A-3E schematically depict, in a perspective view, a method for fabricating a semiconductor device according to an embodiment of the present invention. - Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
- In a FinFET, one or multiple fins are formed by vertically extending from a substrate, and a gate intersects these fins. A source and a drain are formed at respective ends of each fin, and an effective channel determined by a contact region of each fin and the gate is formed therebetween. As compared with a planar transistor, the FinFET has an increased channel width, and thus, a higher drive current can be obtained with a less chip area in an integrated circuit.
- As devices are continuously miniaturized and compactly integrated, demand for reducing the line width of the fins is raised, so that conventional PESD technique applied at the drain side for lowering breakdown voltage and discharging ESD currents is no longer suitable for the FinFET construction due to the narrowing fins. Accordingly, an ESD protection device and a fabricating method thereof that can be compatible with the FinFET process are illustrated in the following embodiments according to the present invention. For illustration purposes, the following disclosure is described in terms of a core device and an ESD protection device incorporated on a single substrate, which are illustrated only as an exemplary example, and should not be adopted for limiting the scope of the present invention. The number and the arrangement of the fins are not particularly limited by the present invention.
-
FIG. 1 depicts, in a simplified perspective view, a semiconductor device according to an embodiment of the present invention.FIGS. 2A-2D are schematic cross-sectional diagrams of the semiconductor device shown inFIG. 1 along respective lines A-A′, B-B′, C-C′ and D-D′. Referring toFIG. 1 andFIGS. 2A-2D , asemiconductor device 100 includes asubstrate 102 of a first conductivity type,fins gates regions 112 of the first conductivity type, and at least one ofdoped regions 114 of the first conductivity type anddoped regions 116 of the second conductivity type. - The
substrate 102 includes afirst region 102 a and asecond region 102 b which are, for example, separated from each other. In an embodiment, thefirst region 102 a may be a core device region, and thesecond region 102 b may be an ESD protection device region. Thesubstrate 102 can be a P-type bulk semiconductor wafer made of material selected from the group consisting of silicon (Si), germanium-doped silicon (Ge-doped Si), carbon-doped silicon (C-doped Si), SiGe, germanium (Ge), and III-V semiconductors such as GaAs, InGaAs, InSb, InAs, GaSb, InP, etc. In an embodiment, thesubstrate 102 is a P−− or P− substrate. - A plurality of
isolation structures 118, e.g. shallow trench isolation (STI), is deployed on thesubstrate 102. Theisolation structures 118 can be disposed underneath thegates fins isolation structures 118 are, for example, made of insulating material such as silicon oxide. - Referring to
FIGS. 1 , 2A and 2C, thefins 104 are disposed on thefirst region 102 a of thesubstrate 102, and eachfin 104 includes amiddle portion 104 a of the first conductivity type and twoend portions 104 b of a second conductivity type. Thefins 104 and thesubstrate 102 can be formed of the same material. In an embodiment, the doping conditions of themiddle portions 104 a of thefins 104 can be the same as the P−− or P−substrate 102. In an embodiment, theend portions 104 b of thefins 104 can be doped as N+ regions. - The
gate 108 is disposed on thesubstrate 102 and covers themiddle portions 104 a of thefins 104. Thegate 108 may have a stripe pattern extending along a direction different from the extending direction of thefins 104, and thus, thegate 108 intersects thefins 104 and theisolation structures 118. In addition, agate dielectric layer 120 may be disposed between thegate 108 and thefins 104, wherein the gate dielectric layer can be arranged or formed based on requirements of the practical manufacture. The P-type lightly dopedmiddle portions 104 a covered by thegate 108 may serve as channel regions in the transistors, while the N-type heavily dopedend portions 104 b at respective sides of thegate 108 may serve as source and drain regions. The material of thegate 108 includes polysilicon, metal, alloy, metal silicide or a combination thereof. - The doped
regions 112 are configured in themiddle portions 104 a of thefins 104, and underlie thegate 108. As shown inFIG. 2A , the dopedregions 112 may be substantially level with the top surfaces of theisolation structures 118, and therefore, approximately beneath the channel regions between the source and drain regions. The dopedregions 112, such as P− or P doped regions, have an impurity concentration higher than that of thesubstrate 102. - Since punch-through currents (leakage currents) may flow easily in regions not controlled by the gate, an ion implantation is performed to dope these regions with the impurity having a conductivity type opposite to that of the source and drain regions and to a high impurity concentration, so as to reduce the punch-through currents. In other words, the doped
regions 112 with the impurity concentration higher than that of thesubstrate 102 can function as a punch-through stopper (PTS) to efficiently suppress the leakage currents beneath the channel regions embedded in theisolation structures 118. Hence, owing to the PTS, the off-leakage issue between the source and drain regions can be favorably solved in the FinFET core device. - Referring to
FIGS. 1 , 2B and 2D, thefins 106 are disposed on thesecond region 102 b of thesubstrate 102, and eachfin 106 includes amiddle portion 106 a of the first conductivity type and twoend portions 106 b of the second conductivity type. Likewise, thefins 106 and thesubstrate 102 can be formed of the same material. In an embodiment, the doping conditions of themiddle portions 106 a of thefins 106 can be the same as the P−− or P−substrate 102. In an embodiment, theend portions 106 b of thefins 106 can be doped as N+ regions. - The
gate 110 is disposed on thesubstrate 102 and covers themiddle portions 106 a of thefins 106. Similar to the disposition of thegate 108 on thefirst region 102 a of thesubstrate 102, thegate 110 deployed on thesecond region 102 b of thesubstrate 102 may intersect thefins 106 and theisolation structures 118. Agate dielectric layer 122 may be further disposed between thegate 110 and thefins 106. It is noted that the P-type lightly dopedmiddle portions 106 a covered by thegate 110 may serve as channel regions, while the N-type heavily dopedend portions 106 b at respective sides of thegate 110 may serve as source and drain regions. Thegate 110 can be made of the same or like materials of thegate 108, and detailed descriptions thereof are omitted herein. - The doped
regions 114 of the first conductivity type and the dopedregions 116 of the second conductivity type are configured in different sites of thefins 106. In an embodiment, thesemiconductor device 100 can include the dopedregions 114 in thefins 106 solely, or can include the dopedregions 116 in thefins 106 solely. In an alternative embodiment, the dopedregions 114 and the dopedregions 116 can coexist in thefins 106 of thesemiconductor device 100. - As shown in
FIG. 2B , the P-type dopedregions 114 are configured in themiddle portions 106 a of thefins 106 underlying thegate 110. The deployment of the dopedregions 114 on thesecond region 102 b of thesubstrate 102 may corresponds with that of the dopedregions 112 on thefirst region 102 a of thesubstrate 102, while the difference therebetween lies in the impurity concentration. In an embodiment, the dopedregions 114, such as P−− or P− doped regions, have an impurity concentration substantially equal to or lower than that of thesubstrate 102. - As shown in
FIG. 2D , the N-type dopedregions 116 are configured in theend portions 106 b of thefins 106 adjoining thesubstrate 102. The dopedregions 116 are, for example, deployed in bottom parts of theend portions 106 b. That is to say, theend portions 106 b of thefins 106 can be divided into two parts respectively, wherein the dopedregions 116 is configured at the bottom adjoining thesubstrate 102, and the other part above the dopedregions 116 functions as the source and drain regions. In an embodiment, the dopedregions 116, such as N or N−doped regions, have an impurity concentration lower than that of the source and drain regions (i.e. the other part above the doped regions 116). - It should be noticed that, in the ESD protection device, the P-type doped
regions 114 lighter than thesubstrate 102 and/or the N-type dopedregions 116 lighter than the source and drain regions can facilely induce leakage currents at respective junctions, thereby providing possible punch-through current paths for ESD protection purposes. In detail, as opposite to the doped regions 112 (i.e. PTS) in the core device, the lighter P-type dopedregions 114 underlying the channel regions is prone to cause large off-leakage currents between the source and drain regions, and such behavior facilitates bypass of the ESD currents. In another aspect, the lighter N-type dopedregions 116 underlying the source and drain regions and adjoining thesubstrate 102 is also capable of encouraging the punch-through phenomenon, and thus the sudden ESD currents can be discharged downward. - Moreover, the coexistence of the P-type doped
regions 114 and the N-type dopedregions 116 can further advance the current spreading as the ESD current conduction area is uniformly spread out, so that much higher ESD currents can be conducted and discharged. The substrate potential may be raised through the current leakage paths induced by the dopedregions - A method for fabricating the
semiconductor device 100 shown inFIG. 1 is then illustrated in a perspective view. For illustration purposes, the following disclosure of semiconductor device manufacture is mainly described in terms of utilizing the existing FinFET process to form the ESD protection device in this invention, which thereby enables those of ordinary skill in the art to practice this invention, but is not construed as limiting the scope of this invention. It is appreciated by those of ordinary skill in the art that other elements can be formed in a manner or in sequence not shown in the following embodiment according to known knowledge in the art. -
FIGS. 3A-3E schematically depict, in a perspective view, a method for fabricating a semiconductor device according to an embodiment of the present invention, wherein the detailed descriptions of the same or like elements shown inFIG. 1 andFIGS. 2A-2D have been described explicitly in the foregoing embodiment, and will be omitted hereinafter. In order to clearly illustrate the fabrication procedure, the drawings ofFIGS. 3A-3E may be simplified by omitting partial structures. - Referring to
FIG. 3A , asubstrate 302 is provided, which includes afirst region 302 a and asecond region 302 b such as a core device region and an ESD protection device region. Thesubstrate 302 can be a P-type bulk semiconductor wafer, but the present invention is not limited thereto. Thesubstrate 302 is then patterned by lithography and etching processes, so that a plurality of P-type fins first region 302 a and thesecond region 302 b of thesubstrate 302.Isolation structures 318 are formed between theadjacent fins 304 and between theadjacent fins 306, wherein top surfaces of theisolation structures 318 are, for example, lower than those of thefins - Referring to
FIG. 3B , an ion implantation I1 is performed to partially dopemiddle portions 304 a of thefins 304 andmiddle portions 306 a of thefins 306 with the impurity having the same conductivity type as thesubstrate 302, i.e. P-type impurity. An optional annealing treatment can be further performed after the ion implantation I1.Doped regions substrate 302. In an embodiment, the dopedregions isolation structures 318 and approximately beneath channel regions to be subsequently formed, that is, in positions analogous to the dopedregions FIGS. 2A-2B . The P-type dopedregions - Referring to
FIG. 3C , another ion implantation I2 is performed to dope thedoped regions 314 with an impurity having a conductivity type opposite to that of thesubstrate 302, i.e. N-type impurity. Another annealing treatment can be optionally performed after the ion implantation I2. After conducting the ion implantation I2, the original P-type impurity in the dopedregions 314′ is compensated by the N-type impurity, and thus the P-type impurity concentration of the dopedregions 314′ may be substantially equal or lower than that of thesubstrate 302. Consequently, the resultantdoped regions 314′ are deprived of the PTS function, and such default adjustment turns the former PTS into a possible conducting path for ESD currents in the second region (ESD protection device region) 302 b. - Referring to
FIG. 3D ,gates substrate 304 to cover portions of thefins isolation structures 318. Thegate 308 covers themiddle portions 304 a of thefins 304 in thefirst region 302 a, and thegate 310 covers themiddle portions 306 a of thefins 306 in thesecond region 302 b, such that the channel regions are defined. In an embodiment, agate dielectric layer 320 may be formed between thegate 308 and thefins 304, and agate dielectric layer 322 may be formed between thegate 310 and thefins 306. - Afterwards, an
ion implantation process 13 can be performed, thereby forming source and drain regions in thefins gates end portions 304 b of thefins 304 and intoend portions 306 b of thefins 306 using thegates - Referring to
FIG. 3E , another ion implantation I4 is performed to dope bottom parts of theend portions 306 b of thefins 306 with an impurity having a conductivity type opposite to that of the source and drain regions, i.e. P-type impurity. Likewise, an annealing treatment can be additionally conducted after the ion implantation I4. The ion implantation I4 enables the bottom parts of the N+ source and drain regions adjoining thesubstrate 302 to be compensated with the P-type impurity, so thatdoped regions 316 are formed at the junction between thesubstrates 302 and the source and drain regions of the ESD protection device, and have an impurity concentration lower than that of the source and drain regions. Hence, the fabrication of the demandedsemiconductor device 100 shown inFIG. 1 is accomplished in substance. - It should be mentioned that the ion implantations I1, I2 and I4 are selectable based on requirements of the doped
regions 314′ and 316. In practice, the dopedregions 314′ and 316 can coexist or, in the alternative, the formation of the dopedregions 314′ or the dopedregions 316 can be omitted. Consequently, the dopedregions 314′ and/or the dopedregions 316 formed in the second region (ESD protection device region) 302 b may function as the punch-through current paths for ESD protection, and eventually provide better ESD conduction efficiency. In addition, any combination of these ion implantations and annealing treatments required in the fabricating process can be incorporated and compatible with the existing FinFET fabrication process. - Moreover, the formation of the doped
regions 314′ that are fabricated by compensating the P-type impurity in the PTS (doped regions 314) according to the above-mentioned embodiment is only as an exemplary example, and should not be adopted for limiting the scope of the present invention. In another embodiment, only the dopedregions 312 are formed as the PTS underlying thegate 308 and between the source and drain regions in the first region (core device region) 302 a, while the dopedregions 314 are not formed in the second region (ESD protection device region) 302 b. Since the ESD protection device is free of the PTS (doped regions 314) in thefins 306 underlying thegate 310, the compensation for the PTS is no longer necessary. - It is noticed that the foregoing embodiments in which the first conductivity type is P-type and the second conductivity type is N-type are provided for exemplary illustration purposes, and should not be construed as limiting the scope of the present invention. It is appreciated by those skilled in the art that the conductivity type depicted above can be exchanged, i.e. the first conductivity type being N-type and the second conductivity type being P-type, so as to form the semiconductor device in other embodiments of this invention. Other applications and modifications should be apparent to those of ordinary skill in the art in accordance with the said embodiments, and thus, the detailed descriptions thereof are not specifically described herein.
- In view of the above, the semiconductor device and the fabricating method thereof according to several embodiments described above provide the current leakage paths by tuning or removing the implantation of the PTS, thereby facilitating the punch-through phenomenon at the junctions. Hence, the ESD currents can be easily conducted and discharged, and the core device or other internal circuits can thus be well protected. Further, the method of the present invention can be in general compatible with and incorporated into the current FinFET process through slight modifications. Therefore, not only the ESD performance can be promised, but the fabrication process is simplified.
- It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (16)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/304,086 US8604548B2 (en) | 2011-11-23 | 2011-11-23 | Semiconductor device having ESD device |
US14/069,179 US8748278B2 (en) | 2011-11-23 | 2013-10-31 | Method for fabricating semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/304,086 US8604548B2 (en) | 2011-11-23 | 2011-11-23 | Semiconductor device having ESD device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/069,179 Division US8748278B2 (en) | 2011-11-23 | 2013-10-31 | Method for fabricating semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20130126972A1 true US20130126972A1 (en) | 2013-05-23 |
US8604548B2 US8604548B2 (en) | 2013-12-10 |
Family
ID=48425977
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/304,086 Active US8604548B2 (en) | 2011-11-23 | 2011-11-23 | Semiconductor device having ESD device |
US14/069,179 Active US8748278B2 (en) | 2011-11-23 | 2013-10-31 | Method for fabricating semiconductor device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/069,179 Active US8748278B2 (en) | 2011-11-23 | 2013-10-31 | Method for fabricating semiconductor device |
Country Status (1)
Country | Link |
---|---|
US (2) | US8604548B2 (en) |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140097487A1 (en) * | 2012-10-09 | 2014-04-10 | Advanced Ion Beam Technology, Inc. | Plasma doping a non-planar semiconductor device |
US20140117462A1 (en) * | 2012-10-31 | 2014-05-01 | International Business Machines Corporation | Bulk finfet with punchthrough stopper region and method of fabrication |
CN104241289A (en) * | 2013-06-20 | 2014-12-24 | 中国科学院微电子研究所 | Memory device and manufacturing method thereof |
US20150325699A1 (en) * | 2012-11-30 | 2015-11-12 | Institute of Microelectronics, Chinese Academy of Sciences | Finfet and method for manufacturing the same |
US20160043003A1 (en) * | 2013-12-27 | 2016-02-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mechanisms for forming finfets with different fin heights |
US9276113B2 (en) | 2014-03-10 | 2016-03-01 | International Business Corporation | Structure and method to make strained FinFET with improved junction capacitance and low leakage |
CN105679659A (en) * | 2014-11-20 | 2016-06-15 | 中国科学院微电子研究所 | PTSL technique and manufacturing method of fin-type field effect transistor |
US9385218B1 (en) * | 2015-04-23 | 2016-07-05 | International Business Machines Corporation | Method and structure for forming dielectric isolated FinFET with improved source/drain epitaxy |
US9450078B1 (en) | 2015-04-03 | 2016-09-20 | Advanced Ion Beam Technology, Inc. | Forming punch-through stopper regions in finFET devices |
US9515172B2 (en) | 2014-01-28 | 2016-12-06 | Samsung Electronics Co., Ltd. | Semiconductor devices having isolation insulating layers and methods of manufacturing the same |
US9559191B2 (en) | 2014-04-16 | 2017-01-31 | International Business Machines Corporation | Punch through stopper in bulk finFET device |
EP3154086A1 (en) * | 2015-10-10 | 2017-04-12 | Semiconductor Manufacturing International Corporation (Beijing) | Electrostatic discharge protection device and method for forming the same |
JP2017532757A (en) * | 2014-09-19 | 2017-11-02 | インテル・コーポレーション | Apparatus and method for creating doped substructures to reduce leakage in microelectronic transistors |
US9847388B2 (en) | 2015-09-01 | 2017-12-19 | International Business Machines Corporation | High thermal budget compatible punch through stop integration using doped glass |
EP3311399A4 (en) * | 2015-06-22 | 2019-02-27 | Intel Corporation | Dual height glass for finfet doping |
US10290709B2 (en) | 2014-09-19 | 2019-05-14 | Intel Corporation | Apparatus and methods to create an indium gallium arsenide active channel having indium rich surfaces |
US10559683B2 (en) | 2014-09-19 | 2020-02-11 | Intel Corporation | Apparatus and methods to create a buffer to reduce leakage in microelectronic transistors |
US10586852B2 (en) * | 2016-11-09 | 2020-03-10 | Samsung Electronics Co., Ltd. | Semiconductor device |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8759194B2 (en) * | 2012-04-25 | 2014-06-24 | International Business Machines Corporation | Device structures compatible with fin-type field-effect transistor technologies |
US8890249B2 (en) * | 2012-11-30 | 2014-11-18 | International Business Machines Corporation | Bulk FinFET ESD device |
US9548362B2 (en) * | 2014-10-10 | 2017-01-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | High mobility devices with anti-punch through layers and methods of forming same |
US9954107B2 (en) * | 2015-05-05 | 2018-04-24 | International Business Machines Corporation | Strained FinFET source drain isolation |
US9761584B2 (en) | 2015-06-05 | 2017-09-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Buried channel semiconductor device and method for manufacturing the same |
US11063559B2 (en) | 2015-06-05 | 2021-07-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | High-implant channel semiconductor device and method for manufacturing the same |
US9368569B1 (en) | 2015-09-21 | 2016-06-14 | International Business Machines Corporation | Punch through stopper for semiconductor device |
CN107275400B (en) * | 2016-04-06 | 2019-12-31 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060244051A1 (en) * | 2005-04-27 | 2006-11-02 | Kabushiki Kaisha Toshiba | Semiconductor manufacturing method and semiconductor device |
US20070170509A1 (en) * | 2006-01-20 | 2007-07-26 | Takashi Izumida | Semiconductor device and method of manufacturing the same |
US20090072276A1 (en) * | 2007-08-24 | 2009-03-19 | Kabushiki Kaisha Toshiba | Semiconductor wafer, semiconductor device and method of fabricating the same |
US20090315112A1 (en) * | 2008-06-20 | 2009-12-24 | Jam-Wem Lee | Forming ESD Diodes and BJTs Using FinFET Compatible Processes |
Family Cites Families (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5637900A (en) | 1995-04-06 | 1997-06-10 | Industrial Technology Research Institute | Latchup-free fully-protected CMOS on-chip ESD protection circuit |
US6043138A (en) | 1996-09-16 | 2000-03-28 | Advanced Micro Devices, Inc. | Multi-step polysilicon deposition process for boron penetration inhibition |
US5959820A (en) | 1998-04-23 | 1999-09-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Cascode LVTSCR and ESD protection circuit |
US6573568B2 (en) | 2001-06-01 | 2003-06-03 | Winbond Electronics Corp. | ESD protection devices and methods for reducing trigger voltage |
US20030076636A1 (en) | 2001-10-23 | 2003-04-24 | Ming-Dou Ker | On-chip ESD protection circuit with a substrate-triggered SCR device |
US6967351B2 (en) | 2001-12-04 | 2005-11-22 | International Business Machines Corporation | Finfet SRAM cell using low mobility plane for cell stability and method for forming |
US6492216B1 (en) | 2002-02-07 | 2002-12-10 | Taiwan Semiconductor Manufacturing Company | Method of forming a transistor with a strained channel |
US6830966B2 (en) | 2002-06-12 | 2004-12-14 | Chartered Semiconductor Manufacturing Ltd. | Fully silicided NMOS device for electrostatic discharge protection |
TW575989B (en) | 2002-09-25 | 2004-02-11 | Mediatek Inc | NPN Darlington ESD protection circuit |
US6724677B1 (en) | 2002-11-15 | 2004-04-20 | Macronix International Co., Ltd. | ESD device used with high-voltage input pad |
US6762483B1 (en) | 2003-01-23 | 2004-07-13 | Advanced Micro Devices, Inc. | Narrow fin FinFET |
TWI231994B (en) | 2003-04-04 | 2005-05-01 | Univ Nat Taiwan | Strained Si FinFET |
US6909149B2 (en) | 2003-04-16 | 2005-06-21 | Sarnoff Corporation | Low voltage silicon controlled rectifier (SCR) for electrostatic discharge (ESD) protection of silicon-on-insulator technologies |
KR100476940B1 (en) * | 2003-06-20 | 2005-03-16 | 삼성전자주식회사 | Dram memory cell having a gate channel extending vertically from a substrate and method of fabricating the same |
US6911383B2 (en) | 2003-06-26 | 2005-06-28 | International Business Machines Corporation | Hybrid planar and finFET CMOS devices |
JP2005086024A (en) | 2003-09-09 | 2005-03-31 | Toshiba Corp | Semiconductor device and method for manufacturing same |
US7027276B2 (en) | 2004-04-21 | 2006-04-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | High voltage ESD protection circuit with low voltage transistors |
US7361958B2 (en) | 2004-09-30 | 2008-04-22 | Intel Corporation | Nonplanar transistors with metal gate electrodes |
US20060099830A1 (en) | 2004-11-05 | 2006-05-11 | Varian Semiconductor Equipment Associates, Inc. | Plasma implantation using halogenated dopant species to limit deposition of surface layers |
US7091551B1 (en) | 2005-04-13 | 2006-08-15 | International Business Machines Corporation | Four-bit FinFET NVRAM memory device |
US7569443B2 (en) | 2005-06-21 | 2009-08-04 | Intel Corporation | Complementary metal oxide semiconductor integrated circuit using raised source drain and replacement metal gate |
US7247887B2 (en) | 2005-07-01 | 2007-07-24 | Synopsys, Inc. | Segmented channel MOS transistor |
US7352034B2 (en) | 2005-08-25 | 2008-04-01 | International Business Machines Corporation | Semiconductor structures integrating damascene-body FinFET's and planar devices on a common substrate and methods for forming such semiconductor structures |
US7309626B2 (en) | 2005-11-15 | 2007-12-18 | International Business Machines Corporation | Quasi self-aligned source/drain FinFET process |
US7547947B2 (en) | 2005-11-15 | 2009-06-16 | International Business Machines Corporation | SRAM cell |
DE102006001680B3 (en) | 2006-01-12 | 2007-08-09 | Infineon Technologies Ag | Manufacturing method for a FinFET transistor arrangement and corresponding FinFET transistor arrangement |
JP2009535800A (en) | 2006-04-26 | 2009-10-01 | エヌエックスピー ビー ヴィ | Nonvolatile memory device |
US7672100B2 (en) | 2006-05-23 | 2010-03-02 | Sofics Bvba | Electrostatic discharge protection structures with reduced latch-up risks |
US7569857B2 (en) | 2006-09-29 | 2009-08-04 | Intel Corporation | Dual crystal orientation circuit devices on the same substrate |
US7470570B2 (en) | 2006-11-14 | 2008-12-30 | International Business Machines Corporation | Process for fabrication of FinFETs |
US7968952B2 (en) | 2006-12-29 | 2011-06-28 | Intel Corporation | Stressed barrier plug slot contact structure for transistor performance enhancement |
US7368761B1 (en) | 2007-03-08 | 2008-05-06 | United Microelectronics Corp. | Electrostatic discharge protection device and fabrication method thereof |
US20090124097A1 (en) | 2007-11-09 | 2009-05-14 | International Business Machines Corporation | Method of forming narrow fins in finfet devices with reduced spacing therebetween |
US7817387B2 (en) | 2008-01-09 | 2010-10-19 | Freescale Semiconductor, Inc. | MIGFET circuit with ESD protection |
US8987092B2 (en) | 2008-04-28 | 2015-03-24 | Spansion Llc | Methods for fabricating memory cells having fin structures with semicircular top surfaces and rounded top corners and edges |
US8048723B2 (en) | 2008-12-05 | 2011-11-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Germanium FinFETs having dielectric punch-through stoppers |
US8268729B2 (en) | 2008-08-21 | 2012-09-18 | International Business Machines Corporation | Smooth and vertical semiconductor fin structure |
US7915112B2 (en) | 2008-09-23 | 2011-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate stress film for mobility enhancement in FinFET device |
US20100167506A1 (en) | 2008-12-31 | 2010-07-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Inductive plasma doping |
US8331068B2 (en) | 2009-02-19 | 2012-12-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | ESD protection for FinFETs |
-
2011
- 2011-11-23 US US13/304,086 patent/US8604548B2/en active Active
-
2013
- 2013-10-31 US US14/069,179 patent/US8748278B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060244051A1 (en) * | 2005-04-27 | 2006-11-02 | Kabushiki Kaisha Toshiba | Semiconductor manufacturing method and semiconductor device |
US20070170509A1 (en) * | 2006-01-20 | 2007-07-26 | Takashi Izumida | Semiconductor device and method of manufacturing the same |
US20090072276A1 (en) * | 2007-08-24 | 2009-03-19 | Kabushiki Kaisha Toshiba | Semiconductor wafer, semiconductor device and method of fabricating the same |
US20090315112A1 (en) * | 2008-06-20 | 2009-12-24 | Jam-Wem Lee | Forming ESD Diodes and BJTs Using FinFET Compatible Processes |
Cited By (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140097487A1 (en) * | 2012-10-09 | 2014-04-10 | Advanced Ion Beam Technology, Inc. | Plasma doping a non-planar semiconductor device |
US9006065B2 (en) * | 2012-10-09 | 2015-04-14 | Advanced Ion Beam Technology, Inc. | Plasma doping a non-planar semiconductor device |
US20140117462A1 (en) * | 2012-10-31 | 2014-05-01 | International Business Machines Corporation | Bulk finfet with punchthrough stopper region and method of fabrication |
US9082853B2 (en) * | 2012-10-31 | 2015-07-14 | International Business Machines Corporation | Bulk finFET with punchthrough stopper region and method of fabrication |
US20150325699A1 (en) * | 2012-11-30 | 2015-11-12 | Institute of Microelectronics, Chinese Academy of Sciences | Finfet and method for manufacturing the same |
US10263111B2 (en) * | 2012-11-30 | 2019-04-16 | Institute of Microelectronics, Chinese Academy of Sciences | FinFET and method for manufacturing the same |
CN104241289A (en) * | 2013-06-20 | 2014-12-24 | 中国科学院微电子研究所 | Memory device and manufacturing method thereof |
US20160043003A1 (en) * | 2013-12-27 | 2016-02-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mechanisms for forming finfets with different fin heights |
US9842761B2 (en) | 2013-12-27 | 2017-12-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mechanisms for forming FinFETs with different fin heights |
US10134626B2 (en) | 2013-12-27 | 2018-11-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mechanisms for forming FinFETs with different fin heights |
US9559011B2 (en) * | 2013-12-27 | 2017-01-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mechanisms for forming FinFETs with different fin heights |
KR101729241B1 (en) | 2013-12-27 | 2017-04-21 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Mechanisms for forming finfets with different fin heights |
KR101901059B1 (en) | 2013-12-27 | 2018-09-20 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Mechanisms for forming finfets with different fin heights |
US9515172B2 (en) | 2014-01-28 | 2016-12-06 | Samsung Electronics Co., Ltd. | Semiconductor devices having isolation insulating layers and methods of manufacturing the same |
US10204821B2 (en) | 2014-01-28 | 2019-02-12 | Samsung Electronics Co., Ltd. | Semiconductor devices having isolation insulating layers and methods of manufacturing the same |
US10497608B2 (en) | 2014-01-28 | 2019-12-03 | Samsung Electronics Co., Ltd. | Semiconductor devices having isolation insulating layers and methods of manufacturing the same |
US9653541B2 (en) | 2014-03-10 | 2017-05-16 | International Business Machines Corporation | Structure and method to make strained FinFET with improved junction capacitance and low leakage |
US9276113B2 (en) | 2014-03-10 | 2016-03-01 | International Business Corporation | Structure and method to make strained FinFET with improved junction capacitance and low leakage |
US9559191B2 (en) | 2014-04-16 | 2017-01-31 | International Business Machines Corporation | Punch through stopper in bulk finFET device |
US10170594B2 (en) | 2014-04-16 | 2019-01-01 | International Business Machines Corporation | Punch through stopper in bulk finFET device |
US10224420B2 (en) | 2014-04-16 | 2019-03-05 | International Business Machines Corporation | Punch through stopper in bulk finFET device |
US10629709B2 (en) | 2014-04-16 | 2020-04-21 | Tessera, Inc. | Punch through stopper in bulk finFET device |
US10109723B2 (en) | 2014-04-16 | 2018-10-23 | International Business Machines Corporation | Punch through stopper in bulk FinFET device |
US10103251B2 (en) | 2014-04-16 | 2018-10-16 | International Business Machines Corporation | Punch through stopper in bulk finFET device |
US10084070B2 (en) | 2014-04-16 | 2018-09-25 | International Business Machines Corporation | Punch through stopper in bulk finFET device |
EP3195368A4 (en) * | 2014-09-19 | 2018-05-16 | Intel Corporation | Apparatus and methods to create a doped sub-structure to reduce leakage in microelectronic transistors |
JP2017532757A (en) * | 2014-09-19 | 2017-11-02 | インテル・コーポレーション | Apparatus and method for creating doped substructures to reduce leakage in microelectronic transistors |
US10559683B2 (en) | 2014-09-19 | 2020-02-11 | Intel Corporation | Apparatus and methods to create a buffer to reduce leakage in microelectronic transistors |
US10290709B2 (en) | 2014-09-19 | 2019-05-14 | Intel Corporation | Apparatus and methods to create an indium gallium arsenide active channel having indium rich surfaces |
CN105679659A (en) * | 2014-11-20 | 2016-06-15 | 中国科学院微电子研究所 | PTSL technique and manufacturing method of fin-type field effect transistor |
US9450078B1 (en) | 2015-04-03 | 2016-09-20 | Advanced Ion Beam Technology, Inc. | Forming punch-through stopper regions in finFET devices |
US10002926B2 (en) * | 2015-04-23 | 2018-06-19 | International Business Machines Corporation | Method and structure for forming dielectric isolated FinFET with improved source/drain epitaxy |
US9385218B1 (en) * | 2015-04-23 | 2016-07-05 | International Business Machines Corporation | Method and structure for forming dielectric isolated FinFET with improved source/drain epitaxy |
US20160315149A1 (en) * | 2015-04-23 | 2016-10-27 | International Business Machines Corporation | Method and structure for forming dielectric isolated finfet with improved source/drain epitaxy |
US10304681B2 (en) | 2015-06-22 | 2019-05-28 | Intel Corporation | Dual height glass for finFET doping |
EP3311399A4 (en) * | 2015-06-22 | 2019-02-27 | Intel Corporation | Dual height glass for finfet doping |
US10580854B2 (en) | 2015-09-01 | 2020-03-03 | International Business Machines Corporation | High thermal budget compatible punch through stop integration using doped glass |
US10580855B2 (en) | 2015-09-01 | 2020-03-03 | International Business Machines Corporation | High thermal budget compatible punch through stop integration using doped glass |
US9847388B2 (en) | 2015-09-01 | 2017-12-19 | International Business Machines Corporation | High thermal budget compatible punch through stop integration using doped glass |
US9985096B2 (en) | 2015-09-01 | 2018-05-29 | International Business Machines Corporation | High thermal budget compatible punch through stop integration using doped glass |
US11152460B2 (en) | 2015-09-01 | 2021-10-19 | International Business Machines Corporation | High thermal budget compatible punch through stop integration using doped glass |
US11171204B2 (en) | 2015-09-01 | 2021-11-09 | International Business Machines Corporation | High thermal budget compatible punch through stop integration using doped glass |
EP3154086A1 (en) * | 2015-10-10 | 2017-04-12 | Semiconductor Manufacturing International Corporation (Beijing) | Electrostatic discharge protection device and method for forming the same |
US10504887B2 (en) | 2015-10-10 | 2019-12-10 | Semiconductor Manufacturing International (Beijing) Corporation | Electrostatic discharge protection device and method for forming the same |
CN106571359A (en) * | 2015-10-10 | 2017-04-19 | 中芯国际集成电路制造(北京)有限公司 | Electrostatic discharge protection structure and forming method thereof |
US11114431B2 (en) | 2015-10-10 | 2021-09-07 | Semiconductor Manufacturing International (Beijing) Corporation | Electrostatic discharge protection device |
US10586852B2 (en) * | 2016-11-09 | 2020-03-10 | Samsung Electronics Co., Ltd. | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US20140057403A1 (en) | 2014-02-27 |
US8748278B2 (en) | 2014-06-10 |
US8604548B2 (en) | 2013-12-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8748278B2 (en) | Method for fabricating semiconductor device | |
US9559091B2 (en) | Method of manufacturing fin diode structure | |
US8174073B2 (en) | Integrated circuit structures with multiple FinFETs | |
US7741659B2 (en) | Semiconductor device | |
CN108807381B (en) | FINFET device and method of fabricating the same | |
US20080067615A1 (en) | Semiconductor device and method for fabricating thereof | |
US20090315112A1 (en) | Forming ESD Diodes and BJTs Using FinFET Compatible Processes | |
JP4104701B2 (en) | Semiconductor device | |
CN105679811B (en) | Semiconductor device and method for manufacturing the same | |
US9716169B2 (en) | Lateral double diffused metal oxide semiconductor field-effect transistor | |
KR101634498B1 (en) | Diode structure compatible with finfet process | |
US20140021545A1 (en) | Pocket counterdoping for gate-edge diode leakage reduction | |
US9768054B2 (en) | High voltage device with low Rdson | |
TW202247404A (en) | Semiconductor protection device | |
US9548317B2 (en) | FDSOI semiconductor structure and method for manufacturing the same | |
US20070221999A1 (en) | Semiconductor devices and methods of manufacture thereof | |
US10229995B2 (en) | Fabricating method of fin structure with tensile stress and complementary FinFET structure | |
TWI508256B (en) | Integrated circuit structure | |
US7816686B2 (en) | Forming silicides with reduced tailing on silicon germanium and silicon | |
US8796130B2 (en) | Diffusion barrier for oppositely doped portions of gate conductor | |
TWI553867B (en) | Semiconductor device and method for fabricating the same | |
US20110215403A1 (en) | High Voltage Metal Oxide Semiconductor Device and Method for Making Same | |
TWI627726B (en) | Integrated circuit device and method for forming electro-static discharge device | |
US9614041B1 (en) | Multi-gate semiconductor devices with improved hot-carrier injection immunity | |
US8735241B1 (en) | Semiconductor device structure and methods for forming a CMOS integrated circuit structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNITED MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, CHANG-TZU;CHAO, MEI-LING;LIN, CHIEN-TING;REEL/FRAME:027314/0551 Effective date: 20111116 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: MARLIN SEMICONDUCTOR LIMITED, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:UNITED MICROELECTRONICS CORPORATION;REEL/FRAME:056991/0292 Effective date: 20210618 |