US20130102122A1 - Semiconductor package and method for making the same - Google Patents
Semiconductor package and method for making the same Download PDFInfo
- Publication number
- US20130102122A1 US20130102122A1 US13/712,410 US201213712410A US2013102122A1 US 20130102122 A1 US20130102122 A1 US 20130102122A1 US 201213712410 A US201213712410 A US 201213712410A US 2013102122 A1 US2013102122 A1 US 2013102122A1
- Authority
- US
- United States
- Prior art keywords
- layer
- base material
- forming
- metal layer
- via structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/642—Capacitive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/645—Inductive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/10—Inductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Definitions
- the present invention relates to a semiconductor package and a method for making the same, and more particularly, to a semiconductor package with passive devices integrated therein and a method for making the same.
- FIG. 1 shows a cross-sectional view of a conventional semiconductor package.
- the conventional semiconductor package 1 comprises a substrate 11 , a packaged unit 12 and a molding compound 13 .
- the packaged unit 12 comprises a plurality of passive devices (not shown).
- the packaged unit 12 is disposed on and is electrically connected to the substrate 11 .
- the molding compound 13 encapsulates the packaged unit 12 .
- the conventional semiconductor package I has following defects. Since the passive devices are first integrated in the packaged unit 12 by using a semiconductor process and the packaged unit 12 is then electrically connected to the substrate 11 by wire bonding or flip-chip bonding (not shown), thus causing a complicated process of integrating the passive devices in the packaged unit 12 and a high production cost.
- the present invention provides a method for making a semiconductor package.
- the method comprises the steps of: (a) providing a base material; (b) forming a first metal layer on the base material, wherein the first metal layer comprises a first inductor and a first lower electrode; (c) forming a first dielectric layer and a first upper electrode on the first lower electrode, wherein the first dielectric layer is disposed between the first upper electrode and the first lower electrode, and the first upper electrode, the first dielectric layer and the first lower electrode form a first capacitor; and (d) forming a first protective layer, so as to encapsulate the first inductor and the first capacitor.
- the first inductor and the first lower electrode of the first capacitor are formed simultaneously on the same layer, so as to achieve the effect of integrating plural passive devices and improve the production efficiency.
- the present invention further provides a semiconductor package.
- the semiconductor package includes a base material, a first metal layer, a first dielectric layer, a first upper electrode and a first protective layer.
- the base material has a first surface and a second surface.
- the first metal layer is disposed on the first surface of the base material and includes a first inductor and a first lower electrode.
- the first dielectric layer is disposed on the first lower electrode.
- the first upper electrode is disposed on the first dielectric layer, and the first upper electrode, the first dielectric layer and the first lower electrode form a first capacitor.
- the first protective layer encapsulates the first inductor and the first capacitor.
- the present invention further provides a semiconductor package.
- the semiconductor package includes a base material, a first dielectric layer, a first upper electrode and a first protective layer.
- the base material has a first surface, a second surface, at least one groove and at least one through via structure.
- the groove penetrates the first surface and the second surface.
- the through via structure is disposed in the groove and exposed on the first surface and the second surface.
- the first metal layer is disposed on the first surface of the base material and includes a first inductor and a first lower electrode.
- the first metal layer directly contacts the through via structure.
- the first dielectric layer is disposed on the first lower electrode, and the first upper electrode is disposed on the first dielectric layer.
- the first upper electrode, the first dielectric layer and the first lower electrode form a first lay capacitor.
- the first protective layer encapsulates the first inductor and the first capacitor.
- the first inductor and the first lower electrode of the first capacitor are disposed on the same layer, so that the thickness of the product is reduced.
- FIG. 1 is a cross-sectional view of a conventional semiconductor package
- FIGS. 2-18 are schematic views of a method for making a semiconductor package according to a first embodiment of the present invention.
- FIG. 19 is a cross-sectional view of a semiconductor package according to a second embodiment of the present invention.
- FIGS. 20-26 are schematic views of a method for making a semiconductor package according to the second embodiment of the present invention.
- FIGS. 27-29 are schematic views of a method for making a semiconductor package according to a third embodiment of the present invention.
- FIGS. 2-19 are schematic views of a method for making a semiconductor package according to a first embodiment of the present invention.
- a base material 21 is provided.
- the base material 21 comprises a first surface 211 , a bottom surface 212 , at least one outer groove 213 and at least one conductive via structure 217 .
- the outer groove 213 opens at the first surface 211 of the base material 21 .
- the conductive via structure 217 is disposed in the outer groove 213 and exposed on the first surface 211 of the base material 21 .
- the base material 21 is made of non-insulation material such as silicon or germanium.
- the conductive via structure 217 comprises an outer insulation layer 2141 , a conductor 2142 and an inner insulation layer 2143 .
- the outer insulation layer 2141 is disposed on the side wall of the outer groove 213 to define a first central groove 2144
- the conductor 2142 is disposed on the side wall of the first central groove 2144 so as to define a second central groove 2145
- the second central groove 2145 is filled with the inner insulation layer 2143 .
- the outer insulation layer 2141 can also be disposed on the bottom wall of the outer groove 213 (not shown).
- the outer insulation layer 2141 is used to insulate the base material 21 and the conductor 2142 to avoid the current which passes through the conductive via structure 217 being conducted to the base material 21 and reducing the electrical effects of the conductive via structure 217 .
- the conductive via structure 217 can only comprise an outer insulation layer 2141 and a conductor 2142 but does not comprise the inner insulation layer 2143 ( FIG. 2 ).
- the outer insulation layer 2141 is disposed on the side wall of the outer groove 213 to define a first central groove 2144 , and the first central groove 2144 is filled with the conductor 2142 .
- the base material 21 can be made of insulation material such as glass or silica, and the conductive via structure 217 may not comprise the outer insulation layer 2141 (FIG, 2 ). Therefore, as shown in FIG.
- the conductive via structure 217 can only comprise a conductor 2142 and an inner insulation layer 2143 , wherein the conductor 2142 is disposed on the side wall and the bottom portion of the outer groove 213 to define a second central groove 2145 , and the second central groove 2145 is filled with the inner insulation layer 2143 .
- the conductive via structure 217 can only comprise a conductor 2142 , wherein the outer groove 213 is filled with the conductor 2142 .
- a first passivation layer 22 is formed on the base material 21 .
- the first passivation layer 22 is formed on the first surface 211 of the base material 21 and has a first through hole 221 , and the first through hole 221 exposes the conductive via structure 217 .
- a first metal layer 23 ( FIG. 9 ) is formed on the base material 21 .
- the first metal layer 23 includes a first inductor 231 and a first lower electrode 232 .
- the first metal layer 23 is formed on the first passivation layer 22 and directly contacts the conductive via structure 217 .
- the steps of forming the first metal layer 23 are described as follows.
- a first seed layer 233 is formed on the base material 21 .
- FIG. 9 a first seed layer 233 is formed on the base material 21 .
- a first photoresist 234 is formed on the first seed layer 233 so as to cover part of the first seed layer 233 and expose part of the first seed layer 233 , and a first plated layer 235 is formed on the exposed part of the first seed layer 233 .
- the first photoresist 234 ( FIG. 8 ) and the covered part of the first seed layer 233 are removed, wherein the first plated layer 235 and part of the first seed layer 233 form the first metal layer 23 .
- a first dielectric layer 24 (FIG, 11 ) and a first upper electrode 25 ( FIG. 11 ) are formed on the first lower electrode 232 .
- the first dielectric layer 24 is disposed between the first upper electrode 25 and the first lower electrode 232 , and the first upper electrode 25 , the first dielectric layer 24 and the first lower electrode 232 form a first capacitor 26 ( FIG. 11 ).
- the steps of forming the first dielectric layer 24 are described as follows. As shown in FIG. 10 , firstly, a second metal layer is formed (for example, by sputtering) on the first lower electrode 232 , and the second metal layer is anodized, so as to form a first oxidation layer 241 .
- the second metal layer is made of tantalum (Ta), and the first oxidation layer 241 is made of tantalum pentoxide (Ta 2 O 5 ). Then, a third metal layer 251 is formed (for example, by sputtering) on the first oxidation layer 241 , wherein the third metal layer 251 is made of AlCu. Finally, a second photoresist 261 is formed on the third metal layer 251 . As shown in FIG. 11 , part of the first oxidation layer 241 (FIG, 10 ) and part of the third metal layer 251 ( FIG. 10 ) are removed, so as to form the first dielectric layer 24 and the first upper electrode 25 , respectively.
- a first protective layer 27 is formed, so as to encapsulate the first inductor 231 and the first capacitor 26 .
- the first protective layer 27 comprises at least one first opening 271 , and the first opening 271 exposes part of the first metal layer 23 or part of the first upper electrode 25 .
- At least one first bump 28 ( FIG. 15 ) is formed in the first opening 271 of the first protective layer 27 .
- the steps of forming the first bump 28 are described as follows.
- a second seed layer 281 is formed on the first protective layer 27 .
- a third photoresist 282 is first formed on the second seed layer 281 , so as to cover part of the second seed layer 281 and expose part of the second seed layer 281 .
- a second plated layer 283 is formed on the exposed part of the second seed layer 281 .
- the third photoresist 282 and the covered part of the second seed layer 281 are removed, so as to form the first bump 28 .
- the base material 21 is disposed on a carrier 29 , wherein the first surface 211 of the base material 21 faces the carrier 29 .
- Part of the base material 21 is removed from the bottom surface 212 ( FIG. 15 ), to form a second surface 215 and to expose the conductor 2142 of the conductive via structure 217 ( FIG. 15 ) on the second surface 215 , so as to form a through via structure 214 .
- more part of the base material 21 can be further removed, so that the inner insulation layer 2143 of the conductive via structure 217 ( FIG. 15 ) is also exposed on the second surface 215 , which can ensure that the conductor 2142 is exposed on the second surface 215 .
- the electrical device is a second bump 31 , and the method for making the second bump 31 is the same as that for making the first bump 28 and therefore not described in detail.
- the carrier 29 is removed, and a semiconductor package 2 according to a first embodiment of the present invention is made.
- the electrical device can be a second inductor 32 and a second capacitor 33 , as shown in FIG. 19 .
- the method for making the second inductor 32 and the second capacitor 33 is the same as that for making the first inductor 231 and the first capacitor 26 . That is, the manufacturing process applied to the second surface 215 of the base material 21 is the same as that applied to the first surface 211 of the base material 21 and therefore not described in detail.
- the first inductor 231 and the first lower electrode 232 of the first capacitor 26 are formed simultaneously on the same layer, so the effect of integrating plural passive devices can be achieved and the production efficiency can be improved.
- FIG. 18 shows a cross-sectional view of the semiconductor package according to the first embodiment of the present invention.
- the semiconductor package 2 includes a base material 21 , a first passivation layer 22 , a second passivation layer 34 , a first metal layer 23 , a first dielectric layer 24 , a first upper electrode 25 , a first protective layer 27 , at least one first bump 28 and at least one electrical device.
- the base material 21 has a first surface 211 , a second surface 215 , at least one outer groove 213 and at least one through via structure 214 .
- the outer groove 213 penetrates the first surface 211 and the second surface 215 .
- the through via structure 214 is disposed in the outer groove 213 and exposed on the first surface 211 and the second surface 215 .
- the base material 21 may not comprise the outer groove 213 and the through via structure 214 .
- the base material 21 is made of non-insulation material such as silicon or germanium.
- the through via structure 214 comprises an outer insulation layer 2141 , a conductor 2142 and an inner insulation layer 2143 .
- the outer insulation layer 2141 is disposed on the side wall of the outer groove 213 to define a first central groove 2144
- the conductor 2142 is disposed on the side wall of the first central groove 2144 so as to define a second central groove 2145
- the second central groove 2145 is filled with the inner insulation layer 2143 .
- the outer insulation layer 2141 is used to insulate the base material 21 and the conductor 2142 to avoid the current which passes through the through via structure 214 being conducted to the base material 21 to reduce the electrical effects of the through via structure 214 .
- the through via structure 214 can only comprise an outer insulation layer 2141 and a conductor 2142 but does not comprise the inner insulation layer 2143 .
- the outer insulation layer 2141 is disposed on the side wall of the outer groove 213 to define a first central groove 2144 , and the first central groove 2144 is filled with the conductor 2142 .
- the base material 21 can be made of insulation material such as glass or silica, and the through via structure 214 may not comprise the outer insulation layer 2141 .
- the through via structure 214 can only comprise a conductor 2142 and an inner insulation layer 2143 , wherein the conductor 2142 is disposed on the side wall of the outer groove 213 to define a second central groove 2145 , and the second central groove 2145 is filled with the inner insulation layer 2143 .
- the through via structure 214 can only comprise a conductor 2142 , and the outer groove 213 is tilled with the conductor 2142 .
- the first passivation layer 22 is formed on the first surface 211 of the base material 21 and has a first through hole 221 , and the first through hole 221 exposes the through via structure 214 .
- the second passivation layer 34 is disposed on the second surface 215 of the base material 21 and has a second through hole 341 , and the second through hole 341 exposes the through via structure 214 .
- the first metal layer 23 is formed on the first surface 211 of the base material 21 .
- the first metal layer 23 is formed on the first passivation layer 22 , includes a first inductor 231 and a first lower electrode 232 , and directly contacts the through via structure 214 .
- the first dielectric layer 24 is disposed on the first lower electrode 232 .
- the first dielectric layer 24 is made of tantalum pentoxide (Ta 2 O 5 ).
- the first upper electrode 25 is disposed on the first dielectric layer 24 , and the first upper electrode 25 , the first dielectric layer 24 and the first lower electrode 232 form a first capacitor 26 .
- the first upper electrode 25 is made of AlCu.
- the first protective layer 27 encapsulates the first inductor 231 and the first capacitor 26 .
- the first protective layer 27 comprises at least one first opening 271 , and the first opening 271 exposes part of the first metal layer 23 or part of the first upper electrode 25 .
- the first bump 28 is disposed in the first opening 271 of the first protective layer 27 .
- the electrical device is disposed on the second surface 215 of the base material 21 .
- the electrical device is a second bump 31 .
- the first inductor 231 and the first lower electrode 232 of the first capacitor 26 are disposed on the same layer, so that the thickness of the product is reduced.
- FIG. 19 shows a cross-sectional view of the semiconductor package according to a second embodiment of the present invention.
- the semiconductor package 3 of the second embodiment and the semiconductor package 2 ( FIG. 18 ) of the first embodiment are substantially the same, and the same elements are designated with the same numerals.
- the difference between the second embodiment and the first embodiment is that the second surface 215 of the semiconductor package 3 further comprises a plurality of electrical devices such as a second inductor 32 , a second capacitor 33 and a second bump 31 .
- FIGS, 20 - 26 are schematic views of a method for making a semiconductor package according to the second embodiment of the present invention.
- a base material 21 is provided.
- the base material 21 comprises a top surface 216 and a second surface 215 .
- the outer groove 213 opens at the second surface 215 of the base material 21 , and the conductive via structure 217 is exposed on the second surface 215 of the base material 21 .
- a second passivation layer 34 is formed on the base material 21 .
- the second passivation layer 34 is disposed on the second surface 215 of the base material 21 and has a second through hole 341 , and the second through hole 341 exposes the conductive via structure 217 .
- the electrical device is a second bump 31 .
- the base material 21 is disposed on a carrier 29 , wherein the second surface 215 of the base material 21 faces the carrier 29 .
- Part of the base material 21 is removed from the top surface 216 ( FIG. 21 ), to form a first surface 211 and to expose the conductive via structure 217 ( FIG. 21 ) on the first surface 211 , so as to form a through via structure 214 .
- a first metal layer 23 is formed on the base material 21 , preferably on the first surface 211 of the base material 21 .
- a first plated layer 235 and a first seed layer 233 form the first metal layer 23 .
- the first metal layer 23 includes a first inductor 231 and a first lower electrode 232 .
- a first dielectric layer 24 and a first upper electrode 25 are formed on the first lower electrode 232 .
- the first dielectric layer 24 is disposed between the first upper electrode 25 and the first lower electrode 232 , and the first upper electrode 25 , the first dielectric layer 24 and the first lower electrode 232 form a first capacitor 26 .
- FIG. 24 As shown in FIG.
- a first protective layer 27 is formed, so as to encapsulate the first inductor 231 and the first capacitor 26 .
- the first protective layer 27 comprises at least one first opening 271 , and the first opening 271 exposes part of the first metal layer 23 or part of the first upper electrode 25 .
- at least one first bump 28 is formed in the first opening 271 of the first protective layer 27 and the carrier 29 is removed, and the semiconductor package 2 is made.
- FIGS. 27-29 are schematic views of a method for making a semiconductor package according to a third embodiment of the present invention.
- the method for making a semiconductor package of the third embodiment is substantially the same as that ( FIGS. 2-19 ) of the first embodiment of the present invention, and the same elements are designated with the same numerals.
- the difference between the third embodiment and the first embodiment, as shown in FIG. 27 is that the base material 21 having a first surface 211 , a second surface 215 , at least one outer groove 213 and at least one conductive via structure is provided.
- the outer groove 213 penetrates the first surface 211 and the second surface 215 .
- the conductive via structure is disposed in the outer groove 213 and exposed on the first surface 211 and the second surface 215 , so as to form a through via structure 214 .
- a first inductor 231 and a first capacitor 26 are formed on the first surface 211 of the base material 21 .
- at least one electrical device is formed on the second surface 215 of the base material 21 , and the semiconductor package 2 is made.
- the base material 21 can only comprise a first surface 211 and a second surface 215 but does not comprise the outer groove 213 ( FIG. 27 ) and the through via structure 214 ( FIG. 27 ).
- the electrical device can first be formed on the second surface 215 of the base material 21 , and then the first inductor 231 and the first capacitor 26 are formed on the first surface 211 of the base material 21 .
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
The present invention relates to a semiconductor package and a method for making the same. The method includes the steps of: (a) providing a base material; (b) forming a first metal layer on the base material, wherein the first metal layer comprises a first inductor and a first lower electrode; (c) forming a first dielectric layer and a first upper electrode on the first lower electrode, wherein the first dielectric layer is disposed between the first upper electrode and the first lower electrode, and the first upper electrode, the first dielectric layer and the first lower electrode form a first capacitor; and (d) forming a first protective layer, so as to encapsulate the first inductor and the first capacitor.
Description
- The present application is a divisional application of U.S. patent application Ser. No. 12/795,357 filed on Jun. 7, 2010, and is hereby incorporated by reference herein in its entirety.
- 1. Field of the Invention
- The present invention relates to a semiconductor package and a method for making the same, and more particularly, to a semiconductor package with passive devices integrated therein and a method for making the same.
- 2. Description of the Related Art
-
FIG. 1 shows a cross-sectional view of a conventional semiconductor package. As shown inFIG. 1 , theconventional semiconductor package 1 comprises asubstrate 11, a packagedunit 12 and amolding compound 13. The packagedunit 12 comprises a plurality of passive devices (not shown). The packagedunit 12 is disposed on and is electrically connected to thesubstrate 11. Themolding compound 13 encapsulates the packagedunit 12. - The conventional semiconductor package I has following defects. Since the passive devices are first integrated in the packaged
unit 12 by using a semiconductor process and the packagedunit 12 is then electrically connected to thesubstrate 11 by wire bonding or flip-chip bonding (not shown), thus causing a complicated process of integrating the passive devices in the packagedunit 12 and a high production cost. - Consequently, there is an existing need for a semiconductor package and a method for making the same that solves the above-mentioned problems.
- The present invention provides a method for making a semiconductor package. The method comprises the steps of: (a) providing a base material; (b) forming a first metal layer on the base material, wherein the first metal layer comprises a first inductor and a first lower electrode; (c) forming a first dielectric layer and a first upper electrode on the first lower electrode, wherein the first dielectric layer is disposed between the first upper electrode and the first lower electrode, and the first upper electrode, the first dielectric layer and the first lower electrode form a first capacitor; and (d) forming a first protective layer, so as to encapsulate the first inductor and the first capacitor.
- Whereby, the first inductor and the first lower electrode of the first capacitor are formed simultaneously on the same layer, so as to achieve the effect of integrating plural passive devices and improve the production efficiency.
- The present invention further provides a semiconductor package. The semiconductor package includes a base material, a first metal layer, a first dielectric layer, a first upper electrode and a first protective layer. The base material has a first surface and a second surface. The first metal layer is disposed on the first surface of the base material and includes a first inductor and a first lower electrode. The first dielectric layer is disposed on the first lower electrode. The first upper electrode is disposed on the first dielectric layer, and the first upper electrode, the first dielectric layer and the first lower electrode form a first capacitor. The first protective layer encapsulates the first inductor and the first capacitor.
- The present invention further provides a semiconductor package. The semiconductor package includes a base material, a first dielectric layer, a first upper electrode and a first protective layer. The base material has a first surface, a second surface, at least one groove and at least one through via structure. The groove penetrates the first surface and the second surface. The through via structure is disposed in the groove and exposed on the first surface and the second surface. The first metal layer is disposed on the first surface of the base material and includes a first inductor and a first lower electrode. The first metal layer directly contacts the through via structure. The first dielectric layer is disposed on the first lower electrode, and the first upper electrode is disposed on the first dielectric layer. The first upper electrode, the first dielectric layer and the first lower electrode form a first lay capacitor. The first protective layer encapsulates the first inductor and the first capacitor.
- Whereby, the first inductor and the first lower electrode of the first capacitor are disposed on the same layer, so that the thickness of the product is reduced.
-
FIG. 1 is a cross-sectional view of a conventional semiconductor package; -
FIGS. 2-18 are schematic views of a method for making a semiconductor package according to a first embodiment of the present invention; -
FIG. 19 is a cross-sectional view of a semiconductor package according to a second embodiment of the present invention; -
FIGS. 20-26 are schematic views of a method for making a semiconductor package according to the second embodiment of the present invention; and -
FIGS. 27-29 are schematic views of a method for making a semiconductor package according to a third embodiment of the present invention. -
FIGS. 2-19 are schematic views of a method for making a semiconductor package according to a first embodiment of the present invention. As shown inFIG. 2 , abase material 21 is provided. In this embodiment, thebase material 21 comprises afirst surface 211, abottom surface 212, at least oneouter groove 213 and at least one conductive viastructure 217. Theouter groove 213 opens at thefirst surface 211 of thebase material 21. The conductive viastructure 217 is disposed in theouter groove 213 and exposed on thefirst surface 211 of thebase material 21. - In this embodiment, the
base material 21 is made of non-insulation material such as silicon or germanium. The conductive viastructure 217 comprises anouter insulation layer 2141, aconductor 2142 and aninner insulation layer 2143. Theouter insulation layer 2141 is disposed on the side wall of theouter groove 213 to define a firstcentral groove 2144, theconductor 2142 is disposed on the side wall of the firstcentral groove 2144 so as to define a secondcentral groove 2145, and the secondcentral groove 2145 is filled with theinner insulation layer 2143. In other embodiments, theouter insulation layer 2141 can also be disposed on the bottom wall of the outer groove 213 (not shown). Since thebase material 21 is made of non-insulation material, theouter insulation layer 2141 is used to insulate thebase material 21 and theconductor 2142 to avoid the current which passes through the conductive viastructure 217 being conducted to thebase material 21 and reducing the electrical effects of the conductive viastructure 217. - However, in other embodiments, as shown in
FIG. 3 , the conductive viastructure 217 can only comprise anouter insulation layer 2141 and aconductor 2142 but does not comprise the inner insulation layer 2143 (FIG. 2 ). Theouter insulation layer 2141 is disposed on the side wall of theouter groove 213 to define a firstcentral groove 2144, and the firstcentral groove 2144 is filled with theconductor 2142. In addition, thebase material 21 can be made of insulation material such as glass or silica, and the conductive viastructure 217 may not comprise the outer insulation layer 2141 (FIG, 2). Therefore, as shown inFIG. 4 , the conductive viastructure 217 can only comprise aconductor 2142 and aninner insulation layer 2143, wherein theconductor 2142 is disposed on the side wall and the bottom portion of theouter groove 213 to define a secondcentral groove 2145, and the secondcentral groove 2145 is filled with theinner insulation layer 2143. Alternatively, as shown inFIG. 5 , the conductive viastructure 217 can only comprise aconductor 2142, wherein theouter groove 213 is filled with theconductor 2142. As shown inFIG. 6 , afirst passivation layer 22 is formed on thebase material 21. In this embodiment, thefirst passivation layer 22 is formed on thefirst surface 211 of thebase material 21 and has a first throughhole 221, and the first throughhole 221 exposes the conductive viastructure 217. - Then, a first metal layer 23 (
FIG. 9 ) is formed on thebase material 21. Thefirst metal layer 23 includes afirst inductor 231 and a firstlower electrode 232. In this embodiment, thefirst metal layer 23 is formed on thefirst passivation layer 22 and directly contacts the conductive viastructure 217. In this embodiment, the steps of forming thefirst metal layer 23 are described as follows. As shown inFIG. 7 , afirst seed layer 233 is formed on thebase material 21. As shown inFIG. 8 , afirst photoresist 234 is formed on thefirst seed layer 233 so as to cover part of thefirst seed layer 233 and expose part of thefirst seed layer 233, and a first platedlayer 235 is formed on the exposed part of thefirst seed layer 233. As shown inFIG. 9 , the first photoresist 234 (FIG. 8 ) and the covered part of thefirst seed layer 233 are removed, wherein the first platedlayer 235 and part of thefirst seed layer 233 form thefirst metal layer 23. - Then, a first dielectric layer 24 (FIG, 11) and a first upper electrode 25 (
FIG. 11 ) are formed on the firstlower electrode 232. Thefirst dielectric layer 24 is disposed between the firstupper electrode 25 and the firstlower electrode 232, and the firstupper electrode 25, thefirst dielectric layer 24 and the firstlower electrode 232 form a first capacitor 26 (FIG. 11 ). In this embodiment, the steps of forming thefirst dielectric layer 24 are described as follows. As shown inFIG. 10 , firstly, a second metal layer is formed (for example, by sputtering) on the firstlower electrode 232, and the second metal layer is anodized, so as to form afirst oxidation layer 241. The second metal layer is made of tantalum (Ta), and thefirst oxidation layer 241 is made of tantalum pentoxide (Ta2O5). Then, athird metal layer 251 is formed (for example, by sputtering) on thefirst oxidation layer 241, wherein thethird metal layer 251 is made of AlCu. Finally, asecond photoresist 261 is formed on thethird metal layer 251. As shown inFIG. 11 , part of the first oxidation layer 241 (FIG, 10) and part of the third metal layer 251 (FIG. 10 ) are removed, so as to form thefirst dielectric layer 24 and the firstupper electrode 25, respectively. Meanwhile, thefirst capacitor 26 is formed, and the second photoresist 261 (FIG. 10 ) is removed. As shown inFIG. 12 , a firstprotective layer 27 is formed, so as to encapsulate thefirst inductor 231 and thefirst capacitor 26. The firstprotective layer 27 comprises at least onefirst opening 271, and thefirst opening 271 exposes part of thefirst metal layer 23 or part of the firstupper electrode 25. - Then, at least one first bump 28 (
FIG. 15 ) is formed in thefirst opening 271 of the firstprotective layer 27. In this embodiment, the steps of forming thefirst bump 28 are described as follows. As shown inFIG. 13 , asecond seed layer 281 is formed on the firstprotective layer 27. As shown inFIG. 14 , athird photoresist 282 is first formed on thesecond seed layer 281, so as to cover part of thesecond seed layer 281 and expose part of thesecond seed layer 281. Then, a second platedlayer 283 is formed on the exposed part of thesecond seed layer 281. As shown inFIG. 15 , thethird photoresist 282 and the covered part of thesecond seed layer 281 are removed, so as to form thefirst bump 28. - As shown in
FIG. 16 , thebase material 21 is disposed on acarrier 29, wherein thefirst surface 211 of thebase material 21 faces thecarrier 29. Part of thebase material 21 is removed from the bottom surface 212 (FIG. 15 ), to form asecond surface 215 and to expose theconductor 2142 of the conductive via structure 217 (FIG. 15 ) on thesecond surface 215, so as to form a through viastructure 214. However, in other embodiments, more part of thebase material 21 can be further removed, so that theinner insulation layer 2143 of the conductive via structure 217 (FIG. 15 ) is also exposed on thesecond surface 215, which can ensure that theconductor 2142 is exposed on thesecond surface 215. - As shown in
FIG. 17 , at least one electrical device is formed on thesecond surface 215 of thebase material 21. In this embodiment, the electrical device is asecond bump 31, and the method for making thesecond bump 31 is the same as that for making thefirst bump 28 and therefore not described in detail. As shown inFIG. 18 , thecarrier 29 is removed, and asemiconductor package 2 according to a first embodiment of the present invention is made. However, the electrical device can be asecond inductor 32 and asecond capacitor 33, as shown inFIG. 19 . The method for making thesecond inductor 32 and thesecond capacitor 33 is the same as that for making thefirst inductor 231 and thefirst capacitor 26. That is, the manufacturing process applied to thesecond surface 215 of thebase material 21 is the same as that applied to thefirst surface 211 of thebase material 21 and therefore not described in detail. - As a result, the
first inductor 231 and the firstlower electrode 232 of thefirst capacitor 26 are formed simultaneously on the same layer, so the effect of integrating plural passive devices can be achieved and the production efficiency can be improved. -
FIG. 18 shows a cross-sectional view of the semiconductor package according to the first embodiment of the present invention. As shown inFIG. 18 , thesemiconductor package 2 includes abase material 21, afirst passivation layer 22, asecond passivation layer 34, afirst metal layer 23, afirst dielectric layer 24, a firstupper electrode 25, a firstprotective layer 27, at least onefirst bump 28 and at least one electrical device. Thebase material 21 has afirst surface 211, asecond surface 215, at least oneouter groove 213 and at least one through viastructure 214. Theouter groove 213 penetrates thefirst surface 211 and thesecond surface 215. The through viastructure 214 is disposed in theouter groove 213 and exposed on thefirst surface 211 and thesecond surface 215. However, in other embodiments, thebase material 21 may not comprise theouter groove 213 and the through viastructure 214. - In this embodiment, the
base material 21 is made of non-insulation material such as silicon or germanium. The through viastructure 214 comprises anouter insulation layer 2141, aconductor 2142 and aninner insulation layer 2143. Theouter insulation layer 2141 is disposed on the side wall of theouter groove 213 to define a firstcentral groove 2144, theconductor 2142 is disposed on the side wall of the firstcentral groove 2144 so as to define a secondcentral groove 2145, and the secondcentral groove 2145 is filled with theinner insulation layer 2143. Since thebase material 21 is made of non-insulation material, theouter insulation layer 2141 is used to insulate thebase material 21 and theconductor 2142 to avoid the current which passes through the through viastructure 214 being conducted to thebase material 21 to reduce the electrical effects of the through viastructure 214. - However, in other embodiments, the through via
structure 214 can only comprise anouter insulation layer 2141 and aconductor 2142 but does not comprise theinner insulation layer 2143. Theouter insulation layer 2141 is disposed on the side wall of theouter groove 213 to define a firstcentral groove 2144, and the firstcentral groove 2144 is filled with theconductor 2142. In addition, thebase material 21 can be made of insulation material such as glass or silica, and the through viastructure 214 may not comprise theouter insulation layer 2141. Therefore, the through viastructure 214 can only comprise aconductor 2142 and aninner insulation layer 2143, wherein theconductor 2142 is disposed on the side wall of theouter groove 213 to define a secondcentral groove 2145, and the secondcentral groove 2145 is filled with theinner insulation layer 2143. Alternatively, the through viastructure 214 can only comprise aconductor 2142, and theouter groove 213 is tilled with theconductor 2142. - The
first passivation layer 22 is formed on thefirst surface 211 of thebase material 21 and has a first throughhole 221, and the first throughhole 221 exposes the through viastructure 214. Thesecond passivation layer 34 is disposed on thesecond surface 215 of thebase material 21 and has a second throughhole 341, and the second throughhole 341 exposes the through viastructure 214. Thefirst metal layer 23 is formed on thefirst surface 211 of thebase material 21. Preferably, thefirst metal layer 23 is formed on thefirst passivation layer 22, includes afirst inductor 231 and a firstlower electrode 232, and directly contacts the through viastructure 214. Thefirst dielectric layer 24 is disposed on the firstlower electrode 232. In this embodiment, thefirst dielectric layer 24 is made of tantalum pentoxide (Ta2O5). The firstupper electrode 25 is disposed on thefirst dielectric layer 24, and the firstupper electrode 25, thefirst dielectric layer 24 and the firstlower electrode 232 form afirst capacitor 26. In this embodiment, the firstupper electrode 25 is made of AlCu. - The first
protective layer 27 encapsulates thefirst inductor 231 and thefirst capacitor 26. In this embodiment, the firstprotective layer 27 comprises at least onefirst opening 271, and thefirst opening 271 exposes part of thefirst metal layer 23 or part of the firstupper electrode 25. Thefirst bump 28 is disposed in thefirst opening 271 of the firstprotective layer 27. The electrical device is disposed on thesecond surface 215 of thebase material 21. The electrical device is asecond bump 31. - As a result, the
first inductor 231 and the firstlower electrode 232 of thefirst capacitor 26 are disposed on the same layer, so that the thickness of the product is reduced. -
FIG. 19 shows a cross-sectional view of the semiconductor package according to a second embodiment of the present invention. As shown inFIG. 19 , the semiconductor package 3 of the second embodiment and the semiconductor package 2 (FIG. 18 ) of the first embodiment are substantially the same, and the same elements are designated with the same numerals. The difference between the second embodiment and the first embodiment is that thesecond surface 215 of the semiconductor package 3 further comprises a plurality of electrical devices such as asecond inductor 32, asecond capacitor 33 and asecond bump 31. - FIGS, 20-26 are schematic views of a method for making a semiconductor package according to the second embodiment of the present invention. As shown in
FIG. 20 , abase material 21 is provided. In this embodiment, thebase material 21 comprises atop surface 216 and asecond surface 215. Theouter groove 213 opens at thesecond surface 215 of thebase material 21, and the conductive viastructure 217 is exposed on thesecond surface 215 of thebase material 21. As shown inFIG. 21 , asecond passivation layer 34 is formed on thebase material 21. In this embodiment, thesecond passivation layer 34 is disposed on thesecond surface 215 of thebase material 21 and has a second throughhole 341, and the second throughhole 341 exposes the conductive viastructure 217. Then, at least one electrical device is formed on thesecond surface 215 of thebase material 21, preferably on thesecond passivation layer 34. In this embodiment, the electrical device is asecond bump 31. As shown inFIG. 22 , thebase material 21 is disposed on acarrier 29, wherein thesecond surface 215 of thebase material 21 faces thecarrier 29. Part of thebase material 21 is removed from the top surface 216 (FIG. 21 ), to form afirst surface 211 and to expose the conductive via structure 217 (FIG. 21 ) on thefirst surface 211, so as to form a through viastructure 214. - As shown in
FIG. 23 , afirst metal layer 23 is formed on thebase material 21, preferably on thefirst surface 211 of thebase material 21. A first platedlayer 235 and afirst seed layer 233 form thefirst metal layer 23. Thefirst metal layer 23 includes afirst inductor 231 and a firstlower electrode 232. As shown inFIG. 24 , afirst dielectric layer 24 and a firstupper electrode 25 are formed on the firstlower electrode 232. Thefirst dielectric layer 24 is disposed between the firstupper electrode 25 and the firstlower electrode 232, and the firstupper electrode 25, thefirst dielectric layer 24 and the firstlower electrode 232 form afirst capacitor 26. As shown inFIG. 25 , a firstprotective layer 27 is formed, so as to encapsulate thefirst inductor 231 and thefirst capacitor 26. The firstprotective layer 27 comprises at least onefirst opening 271, and thefirst opening 271 exposes part of thefirst metal layer 23 or part of the firstupper electrode 25. As shown inFIG. 26 , at least onefirst bump 28 is thrilled in thefirst opening 271 of the firstprotective layer 27 and thecarrier 29 is removed, and thesemiconductor package 2 is made. -
FIGS. 27-29 are schematic views of a method for making a semiconductor package according to a third embodiment of the present invention. The method for making a semiconductor package of the third embodiment is substantially the same as that (FIGS. 2-19 ) of the first embodiment of the present invention, and the same elements are designated with the same numerals. The difference between the third embodiment and the first embodiment, as shown inFIG. 27 , is that thebase material 21 having afirst surface 211, asecond surface 215, at least oneouter groove 213 and at least one conductive via structure is provided. Theouter groove 213 penetrates thefirst surface 211 and thesecond surface 215. The conductive via structure is disposed in theouter groove 213 and exposed on thefirst surface 211 and thesecond surface 215, so as to form a through viastructure 214. Then, as shown inFIG. 28 , firstly, afirst inductor 231 and afirst capacitor 26 are formed on thefirst surface 211 of thebase material 21. As shown inFIG. 29 , secondly, at least one electrical device is formed on thesecond surface 215 of thebase material 21, and thesemiconductor package 2 is made. However, in other embodiments, thebase material 21 can only comprise afirst surface 211 and asecond surface 215 but does not comprise the outer groove 213 (FIG. 27 ) and the through via structure 214 (FIG. 27 ). Besides, the electrical device can first be formed on thesecond surface 215 of thebase material 21, and then thefirst inductor 231 and thefirst capacitor 26 are formed on thefirst surface 211 of thebase material 21. - While embodiments of the present invention have been illustrated and described, various modifications and improvements can be made by those skilled in the art. The embodiments of the present invention are therefore described in an illustrative but not restrictive sense. It is intended that the present invention is not limited to the particular forms illustrated, and that all modifications that maintain the spirit and scope of the present invention are within the scope defined in the appended claims.
Claims (20)
1. A method for making a semiconductor package, comprising the steps of
(a) providing a base material, wherein the base material comprises at least one groove, at least one conductive via structure, a first surface and a second surface, the groove penetrates the first surface and the second surface of the base material, and the conductive via structure is disposed in the groove and exposed on the first surface and the second surface so as to form a through via structure;
(b) forming a first metal layer on the first surface of the base material, wherein the first metal layer comprises a first inductor and a first lower electrode, and directly contacts the through via structure;
(c) forming a first dielectric layer and a first upper electrode on the first lower electrode, wherein the first dielectric layer is disposed between the first upper electrode and the first lower electrode, and the first upper electrode, the first dielectric layer and the first lower electrode form a first capacitor; and
(d) forming a first protective layer, so as to encapsulate the first inductor and the first capacitor.
2. The method according to claim 1 , further comprising a step of forming a first insulation layer on the first surface of the base material after step (a), wherein in step (b), the first metal layer is disposed on the first insulation layer.
3. The method according to claim 1 , further comprising a step of forming at least one electrical device after step (b), wherein the at least one electrical device is disposed on the second surface of the base material.
4. The method according to claim 1 , wherein step (b) comprises the following steps:
(b1) forming a first seed layer on the base material;
(b2) forming a first photoresist on the first seed layer, so as to cover part of the first seed layer and expose part of the first seed layer;
(b3) forming a first plated layer on the exposed part of the first seed layer; and
(b4) removing the first photoresist and the covered part of the first seed layer, wherein the first plated layer and part of the first seed layer form the first metal layer.
5. The method according to claim 1 , wherein step (c) comprises the following steps:
(c1) forming a second metal layer on the first lower electrode and anodizing the second metal layer, so as to form a first oxidation layer;
(c2) forming a third metal layer on the first oxidation layer;
(c3) forming a second photoresist on the third metal layer; and
(c4) removing part of the first oxidation layer and part of the third metal layer, so as to form the first dielectric layer and the first upper electrode, respectively, and form the first capacitor; and
(c5) removing the second photoresist.
6. The method according to claim 1 , wherein in step (d), the first protective layer comprises at least one first opening, and the first opening exposes part of the first metal layer or part of the first upper electrode.
7. A method for making a semiconductor package, comprising the steps of:
(a) providing a base material, wherein the base material comprises at least one groove, at least one conductive via structure, a first surface and a bottom surface, the groove opens at the first surface of the base material, and the conductive via structure is disposed in the groove and exposed on the first surface;
(b) forming a first metal layer on the first surface of the base material, wherein the first metal layer comprises a first inductor and a first lower electrode, and directly contacts the conductive via structure;
(c) forming a first dielectric layer and a first upper electrode on the first lower electrode, wherein the first dielectric layer is disposed between the first upper electrode and the first lower electrode, and the first upper electrode, the first dielectric layer and the first lower electrode form a first capacitor; and
(d) forming a first protective layer, so as to encapsulate the first inductor and the first capacitor.
8. The method according to claim 7 , further comprising a step of forming a first insulation layer on the first surface of the base material after step (a), wherein in step (b), the first metal layer is disposed on the first insulation layer.
9. The method according to claim 7 , further comprising the following steps after step (d):
(e) disposing the base material on a carrier, wherein the first surface of the base material faces the carrier;
(f) removing part of the base material from the bottom surface, to form a second surface and to expose the conductive via structure on the second surface, so as to form a through via structure;
(g) forming at least one electrical device on the second surface of the base material; and
(h) removing the carrier.
10. The method according to claim 9 , further comprising a step of forming at least one electrical device after step (h), wherein the at least one electrical device is disposed on the second surface of the base material.
11. The method according to claim 7 , wherein step (b) comprises the following steps:
(b1) forming a first seed layer on the base material;
(b2) forming a first photoresist on the first seed layer, so as to cover part of the first seed layer and expose part of the first seed layer;
(b3) forming a first plated layer on the exposed part of the first seed layer; and
(b4) removing the first photoresist and the covered part of the first seed layer, wherein the first plated layer and part of the first seed layer form the first metal layer.
12. The method according to claim 7 , wherein step (c) comprises the following steps:
(c1) forming a second metal layer on the first lower electrode and anodizing the second metal layer, so as to form a first oxidation layer;
(c2) forming a third metal layer on the first oxidation layer;
(c3) forming a second photoresist on the third metal layer; and
(c4) removing part of the first oxidation layer and part of the third metal layer, so as to form the first dielectric layer and the first upper electrode, respectively, and form the first capacitor; and
(c5) removing the second photoresist.
13. The method according to claim 7 , wherein in step (d), the first protective layer comprises at least one first opening, and the first opening exposes part of the first metal layer or part of the first upper electrode.
14. A method for making a semiconductor package, comprising the steps of:
(a) providing a base material, wherein the base material comprises at least one groove, at least one conductive via structure, a top surface and a second surface, the groove opens at the second surface of the base material, and the conductive via structure is disposed in the groove and exposed on the second surface of the base material;
(b) forming a first metal layer on the base material, wherein the first metal layer comprises a first inductor and a first lower electrode, and directly contacts the conductive via structure;
(c) forming a first dielectric layer and a first upper electrode on the first lower electrode, wherein the first dielectric layer is disposed between the first upper electrode and the first lower electrode, and the first upper electrode, the first dielectric layer and the first lower electrode form a first capacitor; and
(d) forming a first protective layer, so as to encapsulate the first inductor and the first capacitor.
15. The method according to claim 14 , further comprising a step of forming a first insulation layer on the base material after step (a), wherein in step (b), the first metal layer is disposed on the first insulation layer.
16. The method according to claim 14 , further comprising the following steps after step (a):
(a1) forming at least one electrical device on the second surface of the base material;
(a2) disposing the base material on a carrier, wherein the second surface of the base material faces the carrier; and
(a3) removing part of the base material from the top surface, to form a first surface and to expose the conductive via structure on the first surface, so as to form a through via structure.
17. The method according to claim 16 , wherein in step (b), the first metal layer is disposed on the first surface of the base material.
18. The method according to claim 14 , wherein step (b) comprises the following steps:
(b1) forming a first seed layer on the base material;
(b2) forming a first photoresist on the first seed layer, so as to cover part of the first seed layer and expose part of the first seed layer;
(b3) forming a first plated layer on the exposed part of the first seed layer; and
(b4) removing the first photoresist and the covered part of the first seed layer, wherein the first plated layer and part of the first seed layer form the first metal layer.
19. The method according to claim 14 , wherein step (c) comprises the following steps:
(c1) forming a second metal layer on the first lower electrode and anodizing the second metal layer, so as to form a first oxidation layer;
(c2) forming a third metal layer on the first oxidation layer;
(c3) forming a second photoresist on the third metal layer; and
(c4) removing part of the first oxidation layer and part of the third metal layer, so as to form the first dielectric layer and the first upper electrode, respectively, and form the first capacitor; and
(c5) removing the second photoresist.
20. The method according to claim 14 , wherein in step (d), the first protective layer comprises at least one first opening, and the first opening exposes part of the first metal layer or part of the first upper electrode.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/712,410 US20130102122A1 (en) | 2009-12-31 | 2012-12-12 | Semiconductor package and method for making the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW098146113 | 2009-12-31 | ||
TW098146113A TWI395292B (en) | 2009-12-31 | 2009-12-31 | Semiconductor package and method for making the same |
US12/795,357 US8368173B2 (en) | 2009-12-31 | 2010-06-07 | Semiconductor package and method for making the same |
US13/712,410 US20130102122A1 (en) | 2009-12-31 | 2012-12-12 | Semiconductor package and method for making the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/795,357 Division US8368173B2 (en) | 2009-12-31 | 2010-06-07 | Semiconductor package and method for making the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20130102122A1 true US20130102122A1 (en) | 2013-04-25 |
Family
ID=44186420
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/795,357 Active 2030-11-29 US8368173B2 (en) | 2009-12-31 | 2010-06-07 | Semiconductor package and method for making the same |
US13/712,410 Abandoned US20130102122A1 (en) | 2009-12-31 | 2012-12-12 | Semiconductor package and method for making the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/795,357 Active 2030-11-29 US8368173B2 (en) | 2009-12-31 | 2010-06-07 | Semiconductor package and method for making the same |
Country Status (2)
Country | Link |
---|---|
US (2) | US8368173B2 (en) |
TW (1) | TWI395292B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112312654A (en) * | 2020-08-14 | 2021-02-02 | 珠海越亚半导体股份有限公司 | Passive device structure embedded in glass medium and manufacturing method thereof |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI412114B (en) | 2009-12-31 | 2013-10-11 | Advanced Semiconductor Eng | Semiconductor package and method for making the same |
FR2961345A1 (en) * | 2010-06-10 | 2011-12-16 | St Microelectronics Tours Sas | PASSIVE INTEGRATED CIRCUIT |
US8564092B2 (en) * | 2011-02-25 | 2013-10-22 | National Semiconductor Corporation | Power convertor device and construction methods |
TWI517274B (en) * | 2012-03-21 | 2016-01-11 | 矽品精密工業股份有限公司 | Fabrication method of wafer-scaled semiconductor package and fabrication method of wafer-scaled package substrate thereof |
US20170236790A1 (en) * | 2016-02-12 | 2017-08-17 | Semtech Corporation | Semiconductor Device on Leadframe with Integrated Passive Component |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5915188A (en) * | 1997-12-22 | 1999-06-22 | Motorola, Inc. | Integrated inductor and capacitor on a substrate and method for fabricating same |
JP4707330B2 (en) * | 2004-03-30 | 2011-06-22 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US20060197183A1 (en) * | 2005-03-01 | 2006-09-07 | International Business Machines Corporation | Improved mim capacitor structure and process |
US7772081B2 (en) * | 2008-09-17 | 2010-08-10 | Stats Chippac, Ltd. | Semiconductor device and method of forming high-frequency circuit structure and method thereof |
-
2009
- 2009-12-31 TW TW098146113A patent/TWI395292B/en active
-
2010
- 2010-06-07 US US12/795,357 patent/US8368173B2/en active Active
-
2012
- 2012-12-12 US US13/712,410 patent/US20130102122A1/en not_active Abandoned
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112312654A (en) * | 2020-08-14 | 2021-02-02 | 珠海越亚半导体股份有限公司 | Passive device structure embedded in glass medium and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
US20110156204A1 (en) | 2011-06-30 |
TWI395292B (en) | 2013-05-01 |
US8368173B2 (en) | 2013-02-05 |
TW201123349A (en) | 2011-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8274133B2 (en) | Semiconductor package and method for making the same | |
US8778769B2 (en) | Semiconductor package having passive device and method for making the same | |
US20130102122A1 (en) | Semiconductor package and method for making the same | |
KR100914977B1 (en) | Method for fabricating stack package | |
TWI529890B (en) | Semiconductor device and manufacturing method thereof | |
US9082767B2 (en) | Embedded integrated circuit package and method for manufacturing an embedded integrated circuit package | |
US20090278243A1 (en) | Stacked type chip package structure and method for fabricating the same | |
US8912663B1 (en) | Embedded package structure and method for manufacturing thereof | |
US9831103B2 (en) | Manufacturing method of interposed substrate | |
US20130277815A1 (en) | Method of forming a thin substrate chip scale package device and structure | |
CN102915986A (en) | Chip packaging structure | |
US10224218B2 (en) | Method for fabricating semiconductor package having a multi-layer encapsulated conductive substrate and structure | |
CN102136430B (en) | Semiconductor encapsulating structure and manufacturing method thereof | |
CN102931101A (en) | Chip packaging method | |
JP4834369B2 (en) | Semiconductor device | |
CN102931158A (en) | Chip packaging structure | |
CN103633038A (en) | Packaging structure and forming method thereof | |
CN202917475U (en) | Chip packaging structure | |
CN109817530B (en) | Packaging assembly manufacturing method | |
US10861840B2 (en) | Integrated passive component and method for manufacturing the same | |
US20110204521A1 (en) | Chip-scale semiconductor device package and method of manufacturing the same | |
US8878356B2 (en) | Package structure having micro-electro-mechanical system element and method of fabrication the same | |
US20120314377A1 (en) | Packaging structure embedded with electronic elements and method of fabricating the same | |
KR100997791B1 (en) | Method for fabricating semiconductor package | |
CN103943578B (en) | Copper pillar bump structure and forming method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED SEMICONDUCTOR ENGINEERING, INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, CHIEN-HUA;LEE, TECK-CHONG;REEL/FRAME:030981/0636 Effective date: 20100601 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |