US20120307949A1 - Burst Mode Clock and Data Recovery Circuit and Method - Google Patents
Burst Mode Clock and Data Recovery Circuit and Method Download PDFInfo
- Publication number
- US20120307949A1 US20120307949A1 US13/584,163 US201213584163A US2012307949A1 US 20120307949 A1 US20120307949 A1 US 20120307949A1 US 201213584163 A US201213584163 A US 201213584163A US 2012307949 A1 US2012307949 A1 US 2012307949A1
- Authority
- US
- United States
- Prior art keywords
- phase
- bcdr
- circuit
- data
- over
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
- H04L7/005—Correction by an elastic buffer
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
- H04L7/002—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation
- H04L7/0025—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation interpolation of clock signal
Definitions
- This invention relates generally to passive optical networks (PONs) and, more particularly, to BCDR circuits for enhancing the efficiency of data reception in PONs.
- PONs passive optical networks
- BCDR circuits for enhancing the efficiency of data reception in PONs.
- a typical PON 100 includes a plurality of optical network units ONUs 120 - 1 through 120 -M coupled to an OLT 130 via a passive optical splitter 140 . Since all ONUs function in like manner, they will be collectively referred to by the reference numeral 120 in the following description unless reference is made to a specific ONU. Traffic data transmission may be achieved using GEM fragments or ATM cells over two optical wavelengths, one for the downstream direction and another for the upstream direction. Thus, downstream transmission from the OLT 130 is broadcast to all the ONUs 120 . Each ONU 120 filters its respective data according to, for example, pre-assigned labels.
- the OLT 130 continuously transmits downstream data to the ONUs 120 and receives upstream burst data sent to OLT 130 from ONUs 120 .
- the OLT 130 broadcasts data to the ONUs 120 along a common channel so that all the ONUs 120 receive the same data.
- An ONU 120 transmits data to the OLT 130 during different time slots allocated by the OLT 130 . That is, the OLT 130 is aware of the exact arrival time of data and the identity of a transmitting ONU 120 .
- a receiver in the OLT 130 uses a burst mode clock and data recovery (BCDR) circuit to generate a clock corresponding to the incoming data, thereby correctly retiming the incoming data.
- BCDR burst mode clock and data recovery
- a preamble is transmitted before the data to obtain the clock information before sampling the data.
- CDR and BCDR circuits are typically based on a phase locked loop (PLL) or over-sampling techniques.
- PLL phase locked loop
- Examples of PLL based CDR and BCDR circuits may be found in U.S. Pat. Nos. 5,757,872, 5,237,290 and 6,259,326 as well as in US patent publications US2005281366 (Shachar et al.), US2006115035 (Yu et al.) and US2006031701 (Nam et al.) all of which are incorporated herein by reference for their useful background information.
- FIG. 2 shows a schematic block diagram of a typical over-sampling based BCDR circuit 200 .
- the BCDR circuit 200 includes a reference oscillator 210 and a phase interpolator 220 that are used together to provide a number N of clock signals at the oscillating frequency generated by the oscillator 210 . Each such clock signal is shifted in phase by a factor 1/N of the clock cycle with respect to the preceding signal.
- the clock signals are input into an over-sampler 230 utilized to retime the data and clock.
- the over-sampler 230 receives an input data signal and, using the clock signals, generates a digital representation of at least one complete period of the input data signal.
- a phase estimation circuit (PEC) 240 receives this digital representation and uses that representation to generate an estimate of the phase of the input data signal, as received. This estimate is input into the phase interpolator 220 to generate a correct sampling clock signal (e.g., the clock signal having a sampling edge closest to the middle of the bit-interval of input data signal) for future sampling of the input data signal.
- the PEC 240 also produces frequency information to align the recovered clock with the transmitted clock. Examples of over-sampling based CDR circuits may be found in U.S. Ser. No. 10/460,572 and in U.S. Pat.
- the over-sampling based CDR circuits are capable of both fast locking to a rapidly changed phase of the transmission clock and stable tracking of a slowly changing phase.
- a burst mode clock and data recovery (BCDR) circuit capable of fast data recovery of passive optical network (PON) traffic, the BCDR circuit comprising:
- an over-sampler capable of over sampling an input burst data signal and being further capable of generating over-sampled data streams
- phase interpolator capable of generating sampling clock signals using a reference clock and phase information
- phase estimation unit capable of determining a phase error in the over-sampled data streams
- phase retrieval unit capable of setting the phase interpolator with the respective phase information of the input burst data signal prior to reception of the input burst data signal.
- ONU optical line unit
- OLT optical line terminal
- PON passive optical network
- a burst mode clock and data recovery (BCDR) circuit capable of fast data recovery of passive optical network (PON) traffic, the BCDR circuit comprising:
- an over-sampler capable of over sampling an input burst data signal and being further capable of generating over-sampled data streams
- phase interpolator capable of generating sampling clock signals using a reference clock and an input sampling point
- phase estimation unit capable of directly estimating an exact sampling point for the input burst data signal
- phase mover capable of adjusting the phase interpolator to the exact sampling point.
- ONU optical line unit
- OLT optical line terminal
- PON passive optical network
- FIG. 1 is a schematic block diagram of a prior art PON
- FIG. 2 is a schematic block diagram of a typical prior art over-sampling based CDR circuit
- FIG. 3 is a block diagram of a BCDR circuit disclosed in accordance with one embodiment of the present invention.
- FIG. 4 is a block diagram of a BCDR circuit disclosed in accordance with another embodiment of the present invention.
- FIG. 3 is a block diagram of a burst mode clock and data recovery (BCDR) circuit 300 implemented in accordance with one non-limiting embodiment of the present invention.
- the BCDR circuit 300 includes an over-sampler 310 , a phase interpolator 320 , a phase estimation unit (PEU) 330 , a digital filter 340 , a phase retrieval unit 350 , and a pipeline 360 .
- the BCDR circuit 300 is installed in an OLT (e.g., OLT 130 ) and adapted to receive burst data sent from ONUs (e.g., ONUs 120 ) over the common channel.
- OLT e.g., OLT 130
- ONUs e.g., ONUs 120
- the BCDR circuit 300 is based on a phase retrieval technique that allows for the immediate lock onto the phase of an input data signal, thereby recovering the data without delay and with a high level of accuracy.
- an OLT in general, knows the exact time that an ONU transmits data and its identity (ID number) as the OLT allocates the time slots for transmissions.
- the common channel i.e., optical fiber
- the phase retrieval technique takes advantage of these attributes to set the phase of a clock signal used to recover data sent from an ONU prior to receiving data from that ONU.
- the BCDR circuit 300 acquires the phase information on each ONU during setup mode and updates this information during the normal mode of operation.
- the phase information is saved in a memory 352 of the phase retrieval unit 350 .
- the memory 352 is a read/write programmable memory.
- the phase retrieval unit 350 further includes a phase selector 354 that selects the source of the phase information to be provided to the phase interpolator 320 . In a normal mode of operation the source is the memory 352 and in a set-up mode the source is the digital filter 340 .
- the BCDR circuit 300 is informed, by a Burst Reset 306 signal, of an ONU that is expected to send data. Using the ID of that ONU, its respective phase information is retrieved from the memory 352 and input to the phase interpolator 320 .
- the phase interpolator 320 is used to generate a number N of sampling clock signals 301 at the oscillating frequency provided by a reference clock 302 . Each signal 301 is shifted in phase by a factor 1/N of the clock cycle with respect to the preceding signal plus the retrieved phase.
- the over-sampler 310 receives input burst data signal 303 .
- the sampling clock signals 301 uses the sampling clock signals 301 to generate a number M of digital sampled data streams 304 .
- the number M equals to the number of samples of a unit interval of data, i.e., the over-sampler 310 performs over sampling by a factor equal to M.
- the PEU 330 receives the M data streams 304 and extracts the phase information of the input data signal 301 . Specifically, the PEU 330 calculates the sampling point of data and the phase error.
- the digital filter 340 compares the extracted phase information to the phase of the respective current transmitting ONU as stored in the memory 352 . If the comparison results in inequality, the extracted phase information is saved in the memory 352 and sent to the phase interpolator 320 for future sampling of the input data signal 301 to recover the data in that signal; otherwise, data is sampled using the previous generated sampling signals.
- the sampled data streams 304 are also input to the pipeline 360 in order to enable the selection of a correct data stream without losing data.
- the sampled data streams 304 propagate through the pipeline 360 and at its output a single stream is selected. That is, a data stream that results from sampling by what was determined to be the most accurate sampling clock signal 301 is selected by the digital filter 340 .
- the selected data stream may also be saved in the memory 352 .
- a first-in-first-out (FIFO) data structure 365 is coupled to the pipeline 360 to prevent the loss of data that could result from the potential lack of synchronization between the local ONU clock and the reference clock 302 .
- FIFO first-in-first-out
- the acquisition of the phase information for each ONU is performed during the set-up mode of operation, which takes place during the activation procedures of an ONU.
- Two states are possible during this mode: serial number and ranging.
- the OLT tries to detect the serial number that is the ONU's identifier (ID), while in the ranging state the OLT tries to determine the range between the terminal units (i.e., ONUs and OLT).
- ID serial number
- the OLT tries to determine the range between the terminal units (i.e., ONUs and OLT).
- the exact arrival time of data bursts sent from a designated ONU is unknown. However, this time is expected to occur at a predefined window (“ranging window”).
- ranging window a predefined window
- the burst detector 370 detects, with high accuracy, an incoming burst data during the set-up mode.
- a burst data is received in a form of a cell, which includes a preamble and data portions.
- the preamble has a predefined pattern of bits (e.g., [0101010101]) and its length is greater than ‘m’ bytes (m>2).
- the burst detector 370 processes sampled data streams 304 and tries to detect two types of events: a) a preamble pattern, and b) number of transitions.
- the burst detector 370 searches for a preamble pattern in each of the data streams.
- a preamble detected signal is asserted.
- the burst detector 370 further counts the number of transitions from ‘1’ to ‘0’ and from ‘0’ to ‘1’ in all sampling streams 304 during a predefined time interval. If the total count is within a predefined threshold a burst detection signal is asserted.
- the burst detector 370 can further assert a detection signal based on any combination of the two detection signals.
- the incoming burst indication is input to the pipeline 360 , enabling the output of a selected stream only once a burst is detected, and thereby preventing the output of noise.
- the incoming burst indication is further input to the digital filter 340 indicating when to begin the acquisition of phase information of an ONU.
- the phase interpolator 320 generates a number N of clock signals 301 at the oscillating frequency provided by a reference clock 302 .
- Each clock signal 301 is shifted in phase by a factor 1/N of the clock cycle plus an arbitrary phase value with respect to the preceding signal.
- the initial phase can be selected and dithered to achieve fast detection of an ONU.
- the over-sampler 310 receives an input data signal 303 sent during the ranging window and, using the clock signals 301 , generates digital sampled data streams 304 .
- the PEU 330 receives the streams 304 and determines whether the sampled streams include a phase error.
- the digital filter 340 instructs the phase interpolator 320 to shift the clock signals 301 by b/k, where b represents the number of phase errors detected by the PEU 330 at the sampling point and k is the maximum number of possible phase error that can be detected in a single clock cycle.
- b represents the number of phase errors detected by the PEU 330 at the sampling point
- k is the maximum number of possible phase error that can be detected in a single clock cycle.
- Each clock signal 301 is now shifted in phase by a factor b/k of the clock cycle plus the arbitrary phase value with respect to the preceding signal, i.e., the j th clock signal is:
- clock ⁇ ( j ) clk_ref ⁇ ( a + j N + b k ) .
- the parameter ⁇ is an arbitrary phase determined at the beginning of the process and j is an integer number equals to 0, . . . , or N ⁇ 1.
- Subsequent sampled data streams 304 generated by the over sampler 310 using the new clock signals include no phase error. Subsequent sampled data streams 304 generated by the over sampler 310 using the new sampling clock signals 301 will continue to follow and correct the errors as detected by the PEU.
- the digital filter 340 saves the phase information of the clock signal 301 in the memory 352 in an entry of the respective ONU. It should be noted that during the set-mode, phase correction is optional where a single stream without making any phase correction.
- the BCDR circuit 300 may recover incoming burst data where only a single sampled data stream is fed from the over-sampler 310 to the output of circuit 300 . In this embodiment the BCDR circuit 300 may function without the pipeline 360 , FIFO 365 , and burst detector 370 . In addition the action of selecting a sampled data stream, as preformed by the digital filter 340 , is not required.
- FIG. 4 shows a non-limiting block diagram of a BCDR circuit 400 implemented in accordance with another embodiment of the present invention.
- the BCDR circuit 400 includes an over-sampler 410 , a phase interpolator 420 , a phase estimation unit (PEU) 430 , a digital filter 440 , and a phase mover 450 .
- the BCDR circuit 400 also includes a pipeline 460 coupled to the output of the over-sampler 410 and a burst detector 470 coupled to the digital filter 440 . Both the pipeline 460 and burst detector 470 have the same functionality described in greater detail above.
- the BCDR circuit 400 is installed in an OLT (e.g., OLT 130 ) and adapted to receive burst data sent from ONUs (e.g., ONUs 120 ) over the common channel.
- OLT e.g., OLT 130
- the BCDR circuit 400 is based on a phase movement technique that allows accelerating the recovery of received data.
- a phase movement technique that allows accelerating the recovery of received data.
- techniques have been proposed that use the sampled signals to estimate the correct phase of a clock signal to recover the data.
- This phase estimation is fed into the phase interpolator 420 , and thereby allows the phase interpolator 420 to generate sampling clock signals with a correct phase.
- this is performed by: a) changing the phase (or sampling point) within the phase interpolator 420 in a predefined interval; b) generating new sampled data signals; c) estimating the phase error; and, d) changing again the sampling point in a predefined interval.
- phase movement is repeated until locking on the correct phase and is referred to as “phase movement”.
- the present invention accelerates the phase movement process by implementing and integrating the digital filter 440 and phase mover 450 in the BCDR circuit 400 .
- the digital filter 440 is configured with the physical parameters of the phase interpolator 420 .
- the parameters include at least the maximal allowed phase change at each move and the minimum waiting time between moves.
- the phase interpolator 420 generates a number N of clock signals 401 at the frequency provided by a reference clock 402 . Each signal 401 is shifted in a phase by a factor 1/N of the clock cycle with respect to the preceding signal.
- the over-sampler 410 receives the input data signal 403 and using the clock signals 401 generates digital sampled data streams 404 .
- the PEU 430 extracts from the sampled data streams 404 the phase (i.e., the sampling point) required to recover the data.
- the sampling point is input to the digital filter 440 .
- the digital filter 440 knows the current state of the phase interpolator 420 and determines a new state to which the phase interpolator 420 should be transferred in order to generate the correct sampling clock signals 401 .
- the phase mover 450 moves the phase interpolator 420 to its new state under the control of the digital filter 440 , which takes into account the physical parameters of the phase interpolator 420 . This allows adjusting the phase interpolator 420 to the correct sampling point with a minimal delay.
- the digital filter 440 can be configured either to disregard or to process phase estimations provided by the PEU 430 . Specifically, when the phase error measured by the PEU 430 is above a predefined threshold, then the phase estimations are ignored, and thus sampled data streams generated during the phase adjustment do not affect the phase interpolator 420 . Otherwise, the estimations are processed by the digital filter 430 . Typically, once the phase interpolator 420 is set to its new state, the digital filter 440 tracks changes in the phase and enables small movement of the phase interpolator 420 .
- the digital filter 430 sets the phase interpolator 420 to a state representing a correct sampling point using the same process described herein.
- the process for setting the phase interpolator 420 begins only upon assertion of the incoming burst indication by the burst detector 470 . Until such indication is asserted the digital filter 440 can use generated sampled streams to determine the new state of the phase interpolator 420 .
- the BCDR circuit 400 may recover incoming burst data where only a single sampled data stream is fed from the over-sampler 410 to the output of circuit 400 .
- the BCDR circuit 400 may function without the pipeline 460 , FIFO 465 , and burst detector 470 .
- the action of selecting a sampled data stream, as preformed by the digital filter 440 is not required.
- the present invention discloses a technique for modifying conventional and commercial CDR circuits into a burst mode CDR circuit applicable to many different systems, such as PON systems or others. This is performed by disabling signals including frequency information and frequency correction functions typically performed by the digital filter. This information is utilized to synchronize the clocks, i.e., allowing the receiver and transmitter clock to operate at exactly the same frequency.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Optical Communication System (AREA)
Abstract
Description
- This application is a continuation of U.S. application Ser. No. 11/604,748, filed Nov. 28, 2006, which will issue as U.S. Pat. No. 8,243,869 on Aug. 14, 2012, which is incorporated herein by reference in its entirety.
- 1. Field of the Invention
- This invention relates generally to passive optical networks (PONs) and, more particularly, to BCDR circuits for enhancing the efficiency of data reception in PONs.
- 2. Background Art
- Many communication networks that provide high bit-rate transport over a shared medium are characterized by non-continuous or burst mode data transmission. An example for such network is a passive optical network (PON) 100 schematically shown in
FIG. 1 . Atypical PON 100 includes a plurality of optical network units ONUs 120-1 through 120-M coupled to an OLT 130 via a passive optical splitter 140. Since all ONUs function in like manner, they will be collectively referred to by thereference numeral 120 in the following description unless reference is made to a specific ONU. Traffic data transmission may be achieved using GEM fragments or ATM cells over two optical wavelengths, one for the downstream direction and another for the upstream direction. Thus, downstream transmission from the OLT 130 is broadcast to all the ONUs 120. Each ONU 120 filters its respective data according to, for example, pre-assigned labels. - The OLT 130 continuously transmits downstream data to the ONUs 120 and receives upstream burst data sent to OLT 130 from ONUs 120. The OLT 130 broadcasts data to the ONUs 120 along a common channel so that all the ONUs 120 receive the same data. An ONU 120 transmits data to the OLT 130 during different time slots allocated by the OLT 130. That is, the OLT 130 is aware of the exact arrival time of data and the identity of a transmitting ONU 120.
- A receiver in the OLT 130 uses a burst mode clock and data recovery (BCDR) circuit to generate a clock corresponding to the incoming data, thereby correctly retiming the incoming data. In the case of burst data transmission, a preamble is transmitted before the data to obtain the clock information before sampling the data.
- Conventional clock and data recovery (CDR) and BCDR circuits are typically based on a phase locked loop (PLL) or over-sampling techniques. Examples of PLL based CDR and BCDR circuits may be found in U.S. Pat. Nos. 5,757,872, 5,237,290 and 6,259,326 as well as in US patent publications US2005281366 (Shachar et al.), US2006115035 (Yu et al.) and US2006031701 (Nam et al.) all of which are incorporated herein by reference for their useful background information.
- In over-sampling based CDR and BCDR techniques, in general, data is obtained by sampling data over a multiphase clock.
FIG. 2 shows a schematic block diagram of a typical over-sampling basedBCDR circuit 200. TheBCDR circuit 200 includes areference oscillator 210 and aphase interpolator 220 that are used together to provide a number N of clock signals at the oscillating frequency generated by theoscillator 210. Each such clock signal is shifted in phase by a factor 1/N of the clock cycle with respect to the preceding signal. The clock signals are input into an over-sampler 230 utilized to retime the data and clock. The over-sampler 230 receives an input data signal and, using the clock signals, generates a digital representation of at least one complete period of the input data signal. A phase estimation circuit (PEC) 240 receives this digital representation and uses that representation to generate an estimate of the phase of the input data signal, as received. This estimate is input into thephase interpolator 220 to generate a correct sampling clock signal (e.g., the clock signal having a sampling edge closest to the middle of the bit-interval of input data signal) for future sampling of the input data signal. The PEC 240 also produces frequency information to align the recovered clock with the transmitted clock. Examples of over-sampling based CDR circuits may be found in U.S. Ser. No. 10/460,572 and in U.S. Pat. Nos. 6,122,335, 6,259,326 and 6,269,137, which are incorporated herein by reference for their useful background information. The over-sampling based CDR circuits are capable of both fast locking to a rapidly changed phase of the transmission clock and stable tracking of a slowly changing phase. - According to a first aspect of the invention, there is provided a burst mode clock and data recovery (BCDR) circuit capable of fast data recovery of passive optical network (PON) traffic, the BCDR circuit comprising:
- an over-sampler capable of over sampling an input burst data signal and being further capable of generating over-sampled data streams;
- a phase interpolator capable of generating sampling clock signals using a reference clock and phase information;
- a phase estimation unit (PEU) capable of determining a phase error in the over-sampled data streams; and
- a phase retrieval unit capable of setting the phase interpolator with the respective phase information of the input burst data signal prior to reception of the input burst data signal.
- According to a second aspect of the invention, there is provided a method for fast recovery of burst data transmitted from an optical line unit (ONU) to an optical line terminal (OLT) in a passive optical network (PON), the method comprising:
- prior to receiving of an input burst data signal sent from the ONU, retrieving phase information associated with ONU;
- generating sampling clock signals using a reference clock and the retrieved phase information; and
- over-sampling the input burst data signal using sampling clock signals to generate over-sampled data streams.
- According to a third aspect of the invention, there is provided a burst mode clock and data recovery (BCDR) circuit capable of fast data recovery of passive optical network (PON) traffic, the BCDR circuit comprising:
- an over-sampler capable of over sampling an input burst data signal and being further capable of generating over-sampled data streams;
- a phase interpolator capable of generating sampling clock signals using a reference clock and an input sampling point;
- a phase estimation unit (PEU) capable of directly estimating an exact sampling point for the input burst data signal; and
- a phase mover capable of adjusting the phase interpolator to the exact sampling point.
- According to a fourth aspect of the invention, there is provided a method for fast recovery of burst data transmitted from an optical line unit (ONU) to an optical line terminal (OLT) in a passive optical network (PON), the method comprising:
- receiving an input burst data signal;
- estimating an exact sampling point for the input burst data signal;
- adjusting a phase interpolator to generate sampling clock signals at the exact sampling point; and
- over-sampling the input burst data signal using sampling clock signals to generate over-sampled data streams.
- According to a fifth aspect of the invention, there is provided a method for converting a conventional clock and data recovery (CDR) circuit into a burst mode CDR (BCDR), the method comprising:
- providing a conventional CDR circuit that includes at least a digital filter for performing frequency correction functions performed by the digital filter; and
- disabling output signals of the digital filter that includes frequency information.
- In order to understand the invention and to see how it may be carried out in practice, a preferred embodiment will now be described, by way of non-limiting example only, with reference to the accompanying drawings, in which:
-
FIG. 1 is a schematic block diagram of a prior art PON; -
FIG. 2 is a schematic block diagram of a typical prior art over-sampling based CDR circuit; -
FIG. 3 is a block diagram of a BCDR circuit disclosed in accordance with one embodiment of the present invention; and -
FIG. 4 is a block diagram of a BCDR circuit disclosed in accordance with another embodiment of the present invention. -
FIG. 3 is a block diagram of a burst mode clock and data recovery (BCDR)circuit 300 implemented in accordance with one non-limiting embodiment of the present invention. TheBCDR circuit 300 includes an over-sampler 310, aphase interpolator 320, a phase estimation unit (PEU) 330, adigital filter 340, aphase retrieval unit 350, and apipeline 360. In one embodiment, theBCDR circuit 300 is installed in an OLT (e.g., OLT 130) and adapted to receive burst data sent from ONUs (e.g., ONUs 120) over the common channel. - The
BCDR circuit 300 is based on a phase retrieval technique that allows for the immediate lock onto the phase of an input data signal, thereby recovering the data without delay and with a high level of accuracy. In a PON system, an OLT, in general, knows the exact time that an ONU transmits data and its identity (ID number) as the OLT allocates the time slots for transmissions. In addition, the common channel (i.e., optical fiber) has a maximum allowed change in the group-delay. The phase retrieval technique takes advantage of these attributes to set the phase of a clock signal used to recover data sent from an ONU prior to receiving data from that ONU. - The
BCDR circuit 300 acquires the phase information on each ONU during setup mode and updates this information during the normal mode of operation. The phase information is saved in amemory 352 of thephase retrieval unit 350. Thememory 352 is a read/write programmable memory. Thephase retrieval unit 350 further includes aphase selector 354 that selects the source of the phase information to be provided to thephase interpolator 320. In a normal mode of operation the source is thememory 352 and in a set-up mode the source is thedigital filter 340. - During the normal mode of operation of a PON, the
BCDR circuit 300 is informed, by aBurst Reset 306 signal, of an ONU that is expected to send data. Using the ID of that ONU, its respective phase information is retrieved from thememory 352 and input to thephase interpolator 320. Thephase interpolator 320 is used to generate a number N of sampling clock signals 301 at the oscillating frequency provided by areference clock 302. Eachsignal 301 is shifted in phase by a factor 1/N of the clock cycle with respect to the preceding signal plus the retrieved phase. The over-sampler 310 receives input burst data signal 303. Using the sampling clock signals 301, it generates a number M of digital sampled data streams 304. The number M equals to the number of samples of a unit interval of data, i.e., the over-sampler 310 performs over sampling by a factor equal to M. - The
PEU 330 receives the M data streams 304 and extracts the phase information of the input data signal 301. Specifically, thePEU 330 calculates the sampling point of data and the phase error. - The
digital filter 340 compares the extracted phase information to the phase of the respective current transmitting ONU as stored in thememory 352. If the comparison results in inequality, the extracted phase information is saved in thememory 352 and sent to thephase interpolator 320 for future sampling of the input data signal 301 to recover the data in that signal; otherwise, data is sampled using the previous generated sampling signals. - The sampled
data streams 304 are also input to thepipeline 360 in order to enable the selection of a correct data stream without losing data. The sampleddata streams 304 propagate through thepipeline 360 and at its output a single stream is selected. That is, a data stream that results from sampling by what was determined to be the most accuratesampling clock signal 301 is selected by thedigital filter 340. The selected data stream may also be saved in thememory 352. In addition, a first-in-first-out (FIFO)data structure 365 is coupled to thepipeline 360 to prevent the loss of data that could result from the potential lack of synchronization between the local ONU clock and thereference clock 302. - As mentioned above the acquisition of the phase information for each ONU is performed during the set-up mode of operation, which takes place during the activation procedures of an ONU. Two states are possible during this mode: serial number and ranging. In the serial number state, the OLT tries to detect the serial number that is the ONU's identifier (ID), while in the ranging state the OLT tries to determine the range between the terminal units (i.e., ONUs and OLT). Regardless of the active state, in the set-up mode the exact arrival time of data bursts sent from a designated ONU is unknown. However, this time is expected to occur at a predefined window (“ranging window”). With that said, determining the beginning of a ranging window using a BCDR circuit is one of the difficulties of OLT systems. For this purpose, the
BCDR circuit 300 includes aburst detector 370 as further discussed below. - The
burst detector 370 detects, with high accuracy, an incoming burst data during the set-up mode. A burst data is received in a form of a cell, which includes a preamble and data portions. The preamble has a predefined pattern of bits (e.g., [0101010101]) and its length is greater than ‘m’ bytes (m>2). Theburst detector 370 processes sampleddata streams 304 and tries to detect two types of events: a) a preamble pattern, and b) number of transitions. Theburst detector 370 searches for a preamble pattern in each of the data streams. If a pattern is detected in any of the streams and within a predefined limit of length, then a preamble detected signal is asserted. Theburst detector 370 further counts the number of transitions from ‘1’ to ‘0’ and from ‘0’ to ‘1’ in all samplingstreams 304 during a predefined time interval. If the total count is within a predefined threshold a burst detection signal is asserted. Theburst detector 370 can further assert a detection signal based on any combination of the two detection signals. The incoming burst indication is input to thepipeline 360, enabling the output of a selected stream only once a burst is detected, and thereby preventing the output of noise. - The incoming burst indication is further input to the
digital filter 340 indicating when to begin the acquisition of phase information of an ONU. To this end, thephase interpolator 320 generates a number N of clock signals 301 at the oscillating frequency provided by areference clock 302. Eachclock signal 301 is shifted in phase by a factor 1/N of the clock cycle plus an arbitrary phase value with respect to the preceding signal. In one embodiment the initial phase can be selected and dithered to achieve fast detection of an ONU. The over-sampler 310 receives an input data signal 303 sent during the ranging window and, using the clock signals 301, generates digital sampled data streams 304. ThePEU 330 receives thestreams 304 and determines whether the sampled streams include a phase error. - If so, the
digital filter 340 instructs thephase interpolator 320 to shift the clock signals 301 by b/k, where b represents the number of phase errors detected by thePEU 330 at the sampling point and k is the maximum number of possible phase error that can be detected in a single clock cycle. Eachclock signal 301 is now shifted in phase by a factor b/k of the clock cycle plus the arbitrary phase value with respect to the preceding signal, i.e., the jth clock signal is: -
- The parameter α is an arbitrary phase determined at the beginning of the process and j is an integer number equals to 0, . . . , or N−1.
- Subsequent sampled
data streams 304 generated by the oversampler 310 using the new clock signals include no phase error. Subsequent sampleddata streams 304 generated by the oversampler 310 using the new sampling clock signals 301 will continue to follow and correct the errors as detected by the PEU. Thedigital filter 340 saves the phase information of theclock signal 301 in thememory 352 in an entry of the respective ONU. It should be noted that during the set-mode, phase correction is optional where a single stream without making any phase correction. In an embodiment of the present invention theBCDR circuit 300 may recover incoming burst data where only a single sampled data stream is fed from the over-sampler 310 to the output ofcircuit 300. In this embodiment theBCDR circuit 300 may function without thepipeline 360,FIFO 365, and burstdetector 370. In addition the action of selecting a sampled data stream, as preformed by thedigital filter 340, is not required. -
FIG. 4 shows a non-limiting block diagram of aBCDR circuit 400 implemented in accordance with another embodiment of the present invention. TheBCDR circuit 400 includes an over-sampler 410, aphase interpolator 420, a phase estimation unit (PEU) 430, adigital filter 440, and aphase mover 450. TheBCDR circuit 400 also includes apipeline 460 coupled to the output of the over-sampler 410 and aburst detector 470 coupled to thedigital filter 440. Both thepipeline 460 and burstdetector 470 have the same functionality described in greater detail above. In one embodiment, theBCDR circuit 400 is installed in an OLT (e.g., OLT 130) and adapted to receive burst data sent from ONUs (e.g., ONUs 120) over the common channel. - The
BCDR circuit 400 is based on a phase movement technique that allows accelerating the recovery of received data. As discussed in the background of the invention, techniques have been proposed that use the sampled signals to estimate the correct phase of a clock signal to recover the data. This phase estimation is fed into thephase interpolator 420, and thereby allows thephase interpolator 420 to generate sampling clock signals with a correct phase. Typically, this is performed by: a) changing the phase (or sampling point) within thephase interpolator 420 in a predefined interval; b) generating new sampled data signals; c) estimating the phase error; and, d) changing again the sampling point in a predefined interval. The process is repeated until locking on the correct phase and is referred to as “phase movement”. - The present invention accelerates the phase movement process by implementing and integrating the
digital filter 440 andphase mover 450 in theBCDR circuit 400. Specifically, thedigital filter 440 is configured with the physical parameters of thephase interpolator 420. The parameters include at least the maximal allowed phase change at each move and the minimum waiting time between moves. To recover the data from an input burst data signal 403 during the normal mode of operation, thephase interpolator 420 generates a number N of clock signals 401 at the frequency provided by areference clock 402. Eachsignal 401 is shifted in a phase by a factor 1/N of the clock cycle with respect to the preceding signal. The over-sampler 410 receives the input data signal 403 and using the clock signals 401 generates digital sampled data streams 404. - The
PEU 430 extracts from the sampleddata streams 404 the phase (i.e., the sampling point) required to recover the data. The sampling point is input to thedigital filter 440. Thedigital filter 440 knows the current state of thephase interpolator 420 and determines a new state to which thephase interpolator 420 should be transferred in order to generate the correct sampling clock signals 401. Thephase mover 450 moves thephase interpolator 420 to its new state under the control of thedigital filter 440, which takes into account the physical parameters of thephase interpolator 420. This allows adjusting thephase interpolator 420 to the correct sampling point with a minimal delay. While adjusting thephase interpolator 420 to its new state, thedigital filter 440 can be configured either to disregard or to process phase estimations provided by thePEU 430. Specifically, when the phase error measured by thePEU 430 is above a predefined threshold, then the phase estimations are ignored, and thus sampled data streams generated during the phase adjustment do not affect thephase interpolator 420. Otherwise, the estimations are processed by thedigital filter 430. Typically, once thephase interpolator 420 is set to its new state, thedigital filter 440 tracks changes in the phase and enables small movement of thephase interpolator 420. - During set-up mode, the
digital filter 430 sets thephase interpolator 420 to a state representing a correct sampling point using the same process described herein. However, the process for setting thephase interpolator 420 begins only upon assertion of the incoming burst indication by theburst detector 470. Until such indication is asserted thedigital filter 440 can use generated sampled streams to determine the new state of thephase interpolator 420. - In an embodiment of the present invention the
BCDR circuit 400 may recover incoming burst data where only a single sampled data stream is fed from the over-sampler 410 to the output ofcircuit 400. In this embodiment theBCDR circuit 400 may function without thepipeline 460,FIFO 465, and burstdetector 470. In addition the action of selecting a sampled data stream, as preformed by thedigital filter 440, is not required. - It should be noted that in PONs the clocks of the transmitting ONU and receiving OLT are synchronized. Therefore, there is no need to recover the frequency factor of the clock from a received input signal, as its value is known. Based on this description and facts, the present invention discloses a technique for modifying conventional and commercial CDR circuits into a burst mode CDR circuit applicable to many different systems, such as PON systems or others. This is performed by disabling signals including frequency information and frequency correction functions typically performed by the digital filter. This information is utilized to synchronize the clocks, i.e., allowing the receiver and transmitter clock to operate at exactly the same frequency.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/584,163 US20120307949A1 (en) | 2006-11-28 | 2012-08-13 | Burst Mode Clock and Data Recovery Circuit and Method |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/604,748 US8243869B2 (en) | 2006-11-28 | 2006-11-28 | Burst mode clock and data recovery circuit and method |
US13/584,163 US20120307949A1 (en) | 2006-11-28 | 2012-08-13 | Burst Mode Clock and Data Recovery Circuit and Method |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/604,748 Continuation US8243869B2 (en) | 2006-11-28 | 2006-11-28 | Burst mode clock and data recovery circuit and method |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120307949A1 true US20120307949A1 (en) | 2012-12-06 |
Family
ID=39463837
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/604,748 Expired - Fee Related US8243869B2 (en) | 2006-11-28 | 2006-11-28 | Burst mode clock and data recovery circuit and method |
US13/584,163 Abandoned US20120307949A1 (en) | 2006-11-28 | 2012-08-13 | Burst Mode Clock and Data Recovery Circuit and Method |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/604,748 Expired - Fee Related US8243869B2 (en) | 2006-11-28 | 2006-11-28 | Burst mode clock and data recovery circuit and method |
Country Status (1)
Country | Link |
---|---|
US (2) | US8243869B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150003842A1 (en) * | 2013-06-26 | 2015-01-01 | Huawei Technologies Co., Ltd. | Clock recovery circuit, optical receiver, and passive optical network device |
WO2020186647A1 (en) * | 2019-03-20 | 2020-09-24 | Huawei Technologies Co., Ltd. | Improved burst-mode clock-data-recovery (bm-cdr) for 10g-pon |
US20210224283A1 (en) * | 2016-05-09 | 2021-07-22 | Level 3 Communications, Llc | Monitoring network traffic to determine similar content |
Families Citing this family (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8243869B2 (en) * | 2006-11-28 | 2012-08-14 | Broadlight Ltd. | Burst mode clock and data recovery circuit and method |
US7925156B2 (en) * | 2007-01-16 | 2011-04-12 | Broadlight, Ltd. | Apparatus and method for measuring the quality of burst signals and performing optical line diagnostics |
JP2011517374A (en) * | 2007-11-20 | 2011-06-02 | アイメック | Apparatus and method for signal detection in a TDMA network |
US20090180783A1 (en) * | 2008-01-11 | 2009-07-16 | Tellabs Petaluma, Inc. | Method, network, apparatus and computer program for using leaky counters in clock and data recovery circuits |
US20090202026A1 (en) * | 2008-02-08 | 2009-08-13 | Tellabs Petaluma, Inc. | Method, network, apparatus and computer program for using qualifying circuits in clock and data recovery circuits |
US8649473B2 (en) * | 2009-07-01 | 2014-02-11 | Megachips Corporation | Method and apparatus for receiving burst data without using external detection signal |
WO2011060325A1 (en) * | 2009-11-12 | 2011-05-19 | Packet Photonics, Inc. | Optical network interface module using a hardware programmable optical network interface engine |
US8452908B2 (en) * | 2009-12-29 | 2013-05-28 | Juniper Networks, Inc. | Low latency serial memory interface |
CN102136900B (en) * | 2010-01-22 | 2014-11-05 | 华为技术有限公司 | Time synchronization method for passive optical network, device and system |
JP5463976B2 (en) * | 2010-03-11 | 2014-04-09 | 富士通株式会社 | Reception circuit and sampling clock control method |
US20120230676A1 (en) * | 2011-03-07 | 2012-09-13 | Fan Mo | Turn-up and long term operation of adaptive equalizer in optical transmission systems |
US8681919B1 (en) | 2011-05-19 | 2014-03-25 | Xilinx, Inc. | Burst phase detection for phase cyclic data streams |
US9053742B1 (en) | 2012-05-01 | 2015-06-09 | Marvell International Ltd. | Repeated runout (RRO) zero phase start (ZPS) |
US8674736B2 (en) * | 2012-07-31 | 2014-03-18 | Fujitsu Limited | Clock synchronization circuit |
US8666010B1 (en) | 2012-09-24 | 2014-03-04 | Xilinx, Inc. | Phase detector for bursty data streams |
CN104506170B (en) * | 2015-01-15 | 2017-08-11 | 中国科学技术大学先进技术研究院 | A kind of phase-interpolation type clock recovery circuitry of sampled voltage summation |
JP6249029B2 (en) * | 2016-03-08 | 2017-12-20 | Nttエレクトロニクス株式会社 | Data phase tracking device, data phase tracking method, and communication device |
US9992049B1 (en) * | 2016-06-17 | 2018-06-05 | Xilinx, Inc. | Numerically controlled oscillator for fractional burst clock data recovery applications |
US10374785B2 (en) * | 2016-12-27 | 2019-08-06 | Intel Corporation | Clock phase adjustment using clock and data recovery scheme |
CN112583571A (en) * | 2019-09-30 | 2021-03-30 | 深圳市中兴微电子技术有限公司 | Signal sampling method and device |
EP4118765A1 (en) * | 2020-04-06 | 2023-01-18 | ViaSat Inc. | Multi-stage burst detection for communications systems |
US10868663B1 (en) * | 2020-05-08 | 2020-12-15 | Xilinx, Inc. | Flexible wide-range and high bandwidth auxiliary clock and data recovery (CDR) circuit for transceivers |
US11212072B1 (en) | 2020-12-22 | 2021-12-28 | Xilinx, Inc. | Circuit for and method of processing a data stream |
CN113206665A (en) * | 2021-03-15 | 2021-08-03 | 新华三技术有限公司 | Signal sampling method and device |
CN114142852B (en) * | 2021-11-24 | 2022-11-22 | 华中科技大学 | High-speed burst mode clock data recovery circuit suitable for PAM4 signal |
CN114430514B (en) * | 2021-12-28 | 2023-11-07 | 深圳市紫光同创电子有限公司 | Data phase recovery method, system, equipment and storage medium for burst code stream |
CN116055926B (en) * | 2023-04-03 | 2023-06-02 | 深圳市紫光同创电子有限公司 | Sampling method, device, equipment and storage medium for GPON uplink burst transmission data |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5309154A (en) * | 1992-05-08 | 1994-05-03 | Motorola, Inc. | Selective call receiver with a universal synchronization code operating mode |
US5376975A (en) * | 1992-11-27 | 1994-12-27 | Motorola, Inc. | Method and apparatus for preamble battery saving in selective call receivers |
US20030002587A1 (en) * | 2000-05-31 | 2003-01-02 | Next Level Communications, Inc. | Method for dealing with missing or untimely synchronization signals in digital communications systems |
US6567484B1 (en) * | 1998-07-15 | 2003-05-20 | Fujitsu Limited | Burst synchronizing circuit |
US20030161430A1 (en) * | 2002-02-26 | 2003-08-28 | Fujitsu Limited | Clock recovery circuitry |
US20040001567A1 (en) * | 2002-01-25 | 2004-01-01 | Seng-Jun Wei | Dynamic phase tracking using edge detection |
US7031616B2 (en) * | 2001-07-17 | 2006-04-18 | Alcatel | Monitoring unit for optical burst mode signals |
US20070030937A1 (en) * | 2005-08-03 | 2007-02-08 | Hitachi Communication Technologies, Ltd. | Bit synchronization circuit with phase tracking function |
US20070064850A1 (en) * | 2005-09-16 | 2007-03-22 | Fujitsu Limited | Data reproduction circuit |
US20070071455A1 (en) * | 2005-07-25 | 2007-03-29 | Near Margalit | Automatic gain control |
US20070122159A1 (en) * | 2005-11-28 | 2007-05-31 | Alcatel | Passive optical network media access controller assisted clock recovery |
US20080002973A1 (en) * | 2006-06-30 | 2008-01-03 | Fujitsu Limited | Optical power monitor for PON telecommunication |
US8243869B2 (en) * | 2006-11-28 | 2012-08-14 | Broadlight Ltd. | Burst mode clock and data recovery circuit and method |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5237290A (en) * | 1992-05-08 | 1993-08-17 | At&T Bell Laboratories | Method and apparatus for clock recovery |
US5757872A (en) * | 1994-11-30 | 1998-05-26 | Lucent Technologies Inc. | Clock recovery circuit |
US6259326B1 (en) * | 1999-08-24 | 2001-07-10 | Agere Systems Guardian Corp. | Clock recovery from a burst-mode digital signal each packet of which may have one of several predefined frequencies |
US6122335A (en) * | 1999-10-01 | 2000-09-19 | Quantum Bridge Communications, Inc. | Method and apparatus for fast burst mode data recovery |
JP4138264B2 (en) * | 2001-03-16 | 2008-08-27 | 富士通株式会社 | PLL frequency synthesizer |
US7242739B2 (en) * | 2003-06-12 | 2007-07-10 | Lucent Technologies Inc. | Method and apparatus for multiphase, fast-locking clock and data recovery |
US7436920B2 (en) * | 2004-06-17 | 2008-10-14 | Matisse Networks | Burst mode receiver based on charge pump PLL with idle-time loop stabilizer |
EP1608063A3 (en) * | 2004-06-17 | 2006-09-13 | STMicroelectronics S.r.l. | Phase shifting coupling technique for multi-phase LC tank based ring oscillators |
KR100603180B1 (en) * | 2004-08-06 | 2006-07-20 | 학교법인 포항공과대학교 | A CMOS Burst-Mode Clock Data Recovery Circuit using Frequency Tracking Scheme |
TWI242929B (en) * | 2004-12-01 | 2005-11-01 | Ind Tech Res Inst | Clock and data recovery apparatus and method thereof |
KR100795724B1 (en) * | 2005-08-24 | 2008-01-17 | 삼성전자주식회사 | Circuit for measuring eye size, receiver for data communication system, method of measuring the eye size |
-
2006
- 2006-11-28 US US11/604,748 patent/US8243869B2/en not_active Expired - Fee Related
-
2012
- 2012-08-13 US US13/584,163 patent/US20120307949A1/en not_active Abandoned
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5309154A (en) * | 1992-05-08 | 1994-05-03 | Motorola, Inc. | Selective call receiver with a universal synchronization code operating mode |
US5376975A (en) * | 1992-11-27 | 1994-12-27 | Motorola, Inc. | Method and apparatus for preamble battery saving in selective call receivers |
US6567484B1 (en) * | 1998-07-15 | 2003-05-20 | Fujitsu Limited | Burst synchronizing circuit |
US20030002587A1 (en) * | 2000-05-31 | 2003-01-02 | Next Level Communications, Inc. | Method for dealing with missing or untimely synchronization signals in digital communications systems |
US7031616B2 (en) * | 2001-07-17 | 2006-04-18 | Alcatel | Monitoring unit for optical burst mode signals |
US20040001567A1 (en) * | 2002-01-25 | 2004-01-01 | Seng-Jun Wei | Dynamic phase tracking using edge detection |
US20030161430A1 (en) * | 2002-02-26 | 2003-08-28 | Fujitsu Limited | Clock recovery circuitry |
US20070071455A1 (en) * | 2005-07-25 | 2007-03-29 | Near Margalit | Automatic gain control |
US20070030937A1 (en) * | 2005-08-03 | 2007-02-08 | Hitachi Communication Technologies, Ltd. | Bit synchronization circuit with phase tracking function |
US20070064850A1 (en) * | 2005-09-16 | 2007-03-22 | Fujitsu Limited | Data reproduction circuit |
US20070122159A1 (en) * | 2005-11-28 | 2007-05-31 | Alcatel | Passive optical network media access controller assisted clock recovery |
US20080002973A1 (en) * | 2006-06-30 | 2008-01-03 | Fujitsu Limited | Optical power monitor for PON telecommunication |
US8243869B2 (en) * | 2006-11-28 | 2012-08-14 | Broadlight Ltd. | Burst mode clock and data recovery circuit and method |
Non-Patent Citations (1)
Title |
---|
Liang, C., "A 2.5 Gbps Burst-Mode Clock and Data Recovery Circuit", 2005, Asian Solid-State Circuit Conference, 2005, Page 457-460 * |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150003842A1 (en) * | 2013-06-26 | 2015-01-01 | Huawei Technologies Co., Ltd. | Clock recovery circuit, optical receiver, and passive optical network device |
US9209906B2 (en) * | 2013-06-26 | 2015-12-08 | Huawei Technologies Co., Ltd. | Clock recovery circuit, optical receiver, and passive optical network device |
US20210224283A1 (en) * | 2016-05-09 | 2021-07-22 | Level 3 Communications, Llc | Monitoring network traffic to determine similar content |
US11650994B2 (en) * | 2016-05-09 | 2023-05-16 | Level 3 Communications, Llc | Monitoring network traffic to determine similar content |
WO2020186647A1 (en) * | 2019-03-20 | 2020-09-24 | Huawei Technologies Co., Ltd. | Improved burst-mode clock-data-recovery (bm-cdr) for 10g-pon |
CN113169801A (en) * | 2019-03-20 | 2021-07-23 | 华为技术有限公司 | Improved burst mode clock data recovery for 10G-PON |
Also Published As
Publication number | Publication date |
---|---|
US20080124092A1 (en) | 2008-05-29 |
US8243869B2 (en) | 2012-08-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20120307949A1 (en) | Burst Mode Clock and Data Recovery Circuit and Method | |
JP5068758B2 (en) | Data recovery circuit | |
EP0921654B1 (en) | Digital PLL circuit and signal regeneration method | |
JP4930889B2 (en) | Bust mode clock and data recovery circuit using phase selection method | |
US8774337B2 (en) | Phase control block for managing multiple clock domains in systems with frequency offsets | |
EP0726662B1 (en) | Receiver and transmitter-receiver | |
EP0383557B1 (en) | Network clock synchronisation | |
CN101944965B (en) | Method and apparatus for receiving burst data without using external detection signal | |
US9966994B2 (en) | Apparatus and methods for burst mode clock and data recovery for high speed serial communication links | |
US20080022143A1 (en) | Linear burst mode synchronizer for passive optical networks | |
EP2092681B1 (en) | Method and circuit for receiving data | |
US6850580B1 (en) | Bit synchronizing circuit | |
US6389090B2 (en) | Digital clock/data signal recovery method and apparatus | |
US10348312B1 (en) | Circuit for and method of implementing a bursty clock and data recovery circuit using an eyescan detection circuit | |
US20040070431A1 (en) | Circuit and method for generating a local clock signal | |
EP1478119B1 (en) | Method of recovering clock signal using user clock code in TDM digital video signal and transmitting/receiving apparatus user for the method | |
US20060023827A1 (en) | Clock signal extraction device and method for extraction a clock signal from data signal | |
US20060146884A1 (en) | System and method for rate agile adaptive clocking in a packet-based network | |
US7242739B2 (en) | Method and apparatus for multiphase, fast-locking clock and data recovery | |
EP1791289B1 (en) | Passive optical network media access controller assisted clock recovery | |
JPH04347931A (en) | Phase synchronizing clock extracting circuit | |
JP2010219745A (en) | Data reproduction circuit | |
US20020064175A1 (en) | Method and circuit for aligning data flows in time division frames | |
JP3378831B2 (en) | Bit synchronization circuit | |
WO2013132580A1 (en) | Multi-rate recovery device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BROADCOM BROADBAND ACCESS LTD., ISRAEL Free format text: CHANGE OF NAME;ASSIGNOR:BROADLIGHT LTD.;REEL/FRAME:029259/0975 Effective date: 20120624 Owner name: BROADCOM INTERNATIONAL LIMITED, CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM BROADBAND ACESS LTD.;REEL/FRAME:029256/0895 Effective date: 20120601 Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM INTERNATIONAL LIMITED;REEL/FRAME:029256/0939 Effective date: 20120601 |
|
AS | Assignment |
Owner name: BROADLIGHT LTD., ISRAEL Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DVIR, AMIAD;WEBER, RAVIV;AVISHAI, DAVID;AND OTHERS;SIGNING DATES FROM 20061121 TO 20061123;REEL/FRAME:030236/0155 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 |
|
AS | Assignment |
Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041712/0001 Effective date: 20170119 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |