US20120300363A1 - Bulk capacitor and method - Google Patents
Bulk capacitor and method Download PDFInfo
- Publication number
- US20120300363A1 US20120300363A1 US13/567,317 US201213567317A US2012300363A1 US 20120300363 A1 US20120300363 A1 US 20120300363A1 US 201213567317 A US201213567317 A US 201213567317A US 2012300363 A1 US2012300363 A1 US 2012300363A1
- Authority
- US
- United States
- Prior art keywords
- conductive
- ceramic body
- porous ceramic
- electrode
- metal foil
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000003990 capacitor Substances 0.000 title claims abstract description 44
- 238000000034 method Methods 0.000 title claims description 32
- 239000000919 ceramic Substances 0.000 claims abstract description 113
- 229910052751 metal Inorganic materials 0.000 claims abstract description 37
- 239000002184 metal Substances 0.000 claims abstract description 37
- 239000011888 foil Substances 0.000 claims abstract description 28
- 238000011049 filling Methods 0.000 claims abstract description 6
- 238000004519 manufacturing process Methods 0.000 claims abstract description 6
- 230000001590 oxidative effect Effects 0.000 claims abstract description 5
- 229920001940 conductive polymer Polymers 0.000 claims description 9
- 239000000758 substrate Substances 0.000 claims description 8
- 229910052709 silver Inorganic materials 0.000 claims description 7
- 239000004332 silver Substances 0.000 claims description 6
- 239000000853 adhesive Substances 0.000 claims 4
- 230000001070 adhesive effect Effects 0.000 claims 4
- 239000011148 porous material Substances 0.000 abstract description 11
- 230000003647 oxidation Effects 0.000 abstract description 6
- 238000007254 oxidation reaction Methods 0.000 abstract description 6
- -1 poly(3,4-ethylenedioxythiophene) Polymers 0.000 description 10
- 238000001652 electrophoretic deposition Methods 0.000 description 8
- 230000008569 process Effects 0.000 description 8
- 230000009467 reduction Effects 0.000 description 8
- 238000000151 deposition Methods 0.000 description 7
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 6
- 239000000463 material Substances 0.000 description 6
- 239000000203 mixture Substances 0.000 description 6
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 5
- 230000008021 deposition Effects 0.000 description 5
- 238000001465 metallisation Methods 0.000 description 5
- 239000001301 oxygen Substances 0.000 description 5
- 229910052760 oxygen Inorganic materials 0.000 description 5
- 238000006056 electrooxidation reaction Methods 0.000 description 4
- 208000031872 Body Remains Diseases 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 229910010293 ceramic material Inorganic materials 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 239000007789 gas Substances 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 239000002245 particle Substances 0.000 description 3
- 239000004593 Epoxy Substances 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 230000004075 alteration Effects 0.000 description 2
- 229910052788 barium Inorganic materials 0.000 description 2
- DSAJWYNOEDNPEQ-UHFFFAOYSA-N barium atom Chemical compound [Ba] DSAJWYNOEDNPEQ-UHFFFAOYSA-N 0.000 description 2
- AYJRCSIUFZENHW-UHFFFAOYSA-L barium carbonate Chemical compound [Ba+2].[O-]C([O-])=O AYJRCSIUFZENHW-UHFFFAOYSA-L 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 239000003985 ceramic capacitor Substances 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 238000000280 densification Methods 0.000 description 2
- 238000003618 dip coating Methods 0.000 description 2
- 239000003292 glue Substances 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 238000005470 impregnation Methods 0.000 description 2
- 229910000833 kovar Inorganic materials 0.000 description 2
- 229910052749 magnesium Inorganic materials 0.000 description 2
- 239000011777 magnesium Substances 0.000 description 2
- 229910052748 manganese Inorganic materials 0.000 description 2
- 239000011572 manganese Substances 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 229910052758 niobium Inorganic materials 0.000 description 2
- ZKATWMILCYLAPD-UHFFFAOYSA-N niobium pentoxide Chemical compound O=[Nb](=O)O[Nb](=O)=O ZKATWMILCYLAPD-UHFFFAOYSA-N 0.000 description 2
- 229920000052 poly(p-xylylene) Polymers 0.000 description 2
- 229920000553 poly(phenylenevinylene) Polymers 0.000 description 2
- 229920000123 polythiophene Polymers 0.000 description 2
- 239000000843 powder Substances 0.000 description 2
- 238000010926 purge Methods 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 238000005245 sintering Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 239000000725 suspension Substances 0.000 description 2
- QGZKDVFQNNGYKY-UHFFFAOYSA-O Ammonium Chemical compound [NH4+] QGZKDVFQNNGYKY-UHFFFAOYSA-O 0.000 description 1
- UJOBWOGCFQCDNV-UHFFFAOYSA-N Carbazole Natural products C1=CC=C2C3=CC=CC=C3NC2=C1 UJOBWOGCFQCDNV-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910001374 Invar Inorganic materials 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- PWHULOQIROXLJO-UHFFFAOYSA-N Manganese Chemical compound [Mn] PWHULOQIROXLJO-UHFFFAOYSA-N 0.000 description 1
- 229910017278 MnxOy Inorganic materials 0.000 description 1
- 229920001609 Poly(3,4-ethylenedioxythiophene) Polymers 0.000 description 1
- 229910002370 SrTiO3 Inorganic materials 0.000 description 1
- 238000007743 anodising Methods 0.000 description 1
- 230000001680 brushing effect Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000007598 dipping method Methods 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 238000011068 loading method Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 239000002105 nanoparticle Substances 0.000 description 1
- 239000010955 niobium Substances 0.000 description 1
- 239000011236 particulate material Substances 0.000 description 1
- 229920002848 poly(3-alkoxythiophenes) Polymers 0.000 description 1
- 229920000767 polyaniline Polymers 0.000 description 1
- 229920000329 polyazepine Polymers 0.000 description 1
- 229920000323 polyazulene Polymers 0.000 description 1
- 229920001088 polycarbazole Polymers 0.000 description 1
- 229920002098 polyfluorene Polymers 0.000 description 1
- 229920000417 polynaphthalene Polymers 0.000 description 1
- 229920000069 polyphenylene sulfide Polymers 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 229940100890 silver compound Drugs 0.000 description 1
- 150000003379 silver compounds Chemical class 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- UUCCCPNEFXQJEL-UHFFFAOYSA-L strontium dihydroxide Chemical compound [OH-].[OH-].[Sr+2] UUCCCPNEFXQJEL-UHFFFAOYSA-L 0.000 description 1
- 229910001866 strontium hydroxide Inorganic materials 0.000 description 1
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 230000008646 thermal stress Effects 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 229910052720 vanadium Inorganic materials 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
- H01G9/00—Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
- H01G9/004—Details
- H01G9/04—Electrodes or formation of dielectric layers thereon
- H01G9/042—Electrodes or formation of dielectric layers thereon characterised by the material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
- H01G9/00—Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
- H01G9/15—Solid electrolytic capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
- H01G9/00—Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
- H01G9/0029—Processes of manufacture
- H01G9/0032—Processes of manufacture formation of the dielectric layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
- H01G9/00—Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
- H01G9/004—Details
- H01G9/04—Electrodes or formation of dielectric layers thereon
- H01G9/048—Electrodes or formation of dielectric layers thereon characterised by their structure
- H01G9/052—Sintered electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
- H01G9/00—Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
- H01G9/004—Details
- H01G9/04—Electrodes or formation of dielectric layers thereon
- H01G9/048—Electrodes or formation of dielectric layers thereon characterised by their structure
- H01G9/055—Etched foil electrodes
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/43—Electric condenser making
- Y10T29/435—Solid dielectric type
Definitions
- the present invention relates to capacitors. More particularly, the present invention relates to a capacitor which is capable of achieving a high capacitance density.
- High capacitance density is achieved either by high surface area such as in tantalum electrolytic capacitors or carbon double layer capacitors.
- high capacitance density may be achieved by thin high dielectric constant (K) dielectric materials such as used in multi-layer ceramic capacitors.
- K dielectric constant
- a bulk capacitor includes a metal foil, a semi-conductive porous ceramic body on the metal foil, a dielectric layer on the porous ceramic body (e.g., formed by oxidation), a conductive medium filling the porous body, and a conductive metal layer encapsulating the porous body.
- a method of manufacturing a bulk capacitor includes forming a semi-conductive porous ceramic body on a metal foil, oxidizing the semi-conductive porous ceramic body to form a dielectric layer, filling the porous body with a conductive medium, and encapsulating the porous body with a conductive metal layer.
- FIG. 1 illustrates one embodiment of a capacitor in accordance with the present invention
- FIG. 2 is sectional view showing a portion of a first electrode, a first ceramic layer and a porous ceramic body according to one aspect of the present invention
- FIG. 3 illustrates another embodiment of a capacitor in accordance with the present invention
- FIG. 4 illustrates a mounting substrate in accordance with the present invention
- FIG. 5 illustrates another embodiment of a capacitor in accordance with the present invention.
- FIG. 6 illustrates a methodology according to one aspect of the present invention.
- the present invention provides a capacitor with a high capacitance density.
- the present invention achieves a high capacitance density through an innovative combination of high dielectric constant of ceramics and the high surface area of a porous matrix.
- a capacitor may utilize the high dielectric constant of ceramic materials in combination with a porous ceramic body having a high surface area.
- a porous ceramic body is formed on a metal foil.
- the metal foil serves as the first electrode.
- An intermediate ceramic layer may also be disposed between the porous ceramic body and the medal foil.
- the porous ceramic body is subsequently oxidized.
- the oxidation can be formed by various techniques such as thermal or electrochemical oxidation.
- the oxidation forms a thin high K dielectric layer on the free surface of the porous ceramic body.
- the porous ceramic body is then filled with a conductive medium such as, for example, a conductive polymer.
- the conductive medium forms a second electrode.
- Subsequent structure can then be added to encapsulate the capacitor structure and form suitable mounting structures and/or electrical terminations.
- the porous ceramic body after the porous ceramic body is filled with the conductive medium, it can be encapsulated with a conductive metal layer such as, for example, silver.
- FIG. 1 illustrates a simplified embodiment of a capacitor 10 .
- the capacitor 10 includes a first electrode 12 which may be formed of a variety of materials including a metal foil.
- a variety of metal foils can be used.
- the metal foil may be taken from the group of elements including: Ta, Ni, W, Nb, V, Mo, Fe or their alloys.
- Kovar and Invar alloys are also preferred since their coefficient of thermal expansion (CTE) matches the CTE of the dielectric layer and/or ceramic layer(s).
- Suitable foils are available from a variety of sources including, but not limited to: Carpenter Technology Corporation of Wyomissing, Pa., Cabot Supermetals Inc. of Boyertown, Pa., and HC Starck Inc. of Newton, Mass.
- the first electrode 12 has a CTE selected to match the dielectric and/or ceramic element and thereby minimize thermal stress.
- a CTE of 3-15 ppm is utilized.
- a variety of foil thicknesses can be used for example the 20-250 micron range. A more typical range may be in the 100-150 micron range.
- a semi-conductive porous ceramic body 18 is formed on the first electrode 12 . It is understood that a variety of geometric profiles (primarily dependent on the shape of first electrode 12 ) can be utilized without departing from the scope of the invention. It is also understood that the porous ceramic body may be formed and/or deposited using a variety of processes with a variety of ceramic layers and/or compositions. In one embodiment, a thin conductive semi-conductive ceramic layer can be deposited on the first electrode 12 prior to depositing the conductive porous ceramic body 18 .
- a variety of semi-conductive ceramic materials can be used including barium, strontium titanate (BST). Other suitable chemical compositions including elements like Nb 2 O 5 , TiO2, BaCO 3 and SrTiO3 can also be used. Still other suitable materials can include lead magnesium nionbate (i.e., Pb 3 MgNb 2 O 9 ), lead titante, and perovskite oxides.
- FIG. 2 shows a simplified sectional view of an embodiment having a first electrode 12 , a semi-conductive first ceramic layer 17 and a semi-conductive porous ceramic body 18 . It is understood that the thicknesses are not shown to scale.
- the first ceramic layer 17 is relatively thin and is deposited on the first electrode 12 with a thickness between 1-10 microns.
- the first ceramic layer 17 is typically sintered to full density under reducing atmosphere.
- the reducing atmosphere can be selected from a variety of gases.
- the reducing atmosphere may be selected from: Ar and H 2 gas with the hydrogen concentration typically between 1-10%. Other gases like N 2 /H 2 can be used.
- the reduction temperature is typically between 900-1400 degrees C.
- the typical time duration at peak temperature is typically 5-60 minutes. It is understood that a variety of temperature profiles can be utilized.
- the first ceramic layer 17 preferably has a conductivity that is higher (i.e., more conductive) than 5 ohm-cm after the reducing sintering treatment.
- the porous ceramic body 18 is deposited as a second ceramic layer onto the first ceramic layer 17 . It is also understood that the porous ceramic body 18 can be deposited directly on the first electrode 12 . Both the first ceramic layer 17 and the porous ceramic body 18 can be deposited using conventional ceramic deposition techniques such as screen printing, doctor blade, lamination, spraying or dip coating. In the current example, the first ceramic layer 17 and the porous ceramic body 18 are deposited using Electrophoretic Deposition (EPD).
- EPD Electrophoretic Deposition
- a second layer (e.g., forming porous ceramic body 18 ) can be deposited using EPD techniques.
- EPD uses electrically charged particles that are deposited on a counter electrode under the influence of an electric field.
- EPD can deposit wide range of particulate materials, almost without dependency on their chemical composition.
- EPD can form free standing bodies and layers. The layers can be from micron range thick to a few mm in thickness.
- the solid loading of the powder in the suspension, electric field intensity and time are the main parameters to control weight of deposition in an EPD process.
- the porous ceramic body 18 is constructed from high surface area e.g., BET (Brunauer, Emmett, Teller) of 0.5-5 m2/g powders.
- the porous ceramic body 18 is typically sintered under reducing atmosphere such as the reducing atmosphere disclosed above in connection with the first ceramic layer.
- reducing atmosphere such as the reducing atmosphere disclosed above in connection with the first ceramic layer.
- a variety of reduction temperatures can be utilized. The reduction temperature is typically selected to maintain the open pore structure and avoid massive densification.
- the thickness of the porous ceramic body 18 after reduction is typically in the 10-250 micron range.
- the resulting ceramic body has an open pore structure with porosity up to 75% of volume.
- the pore structure can include a wide range of pore sizes from 0.1-6 microns. Preferably pore sizes are in the 0.3-3 micron range.
- the porous ceramic body 18 can have a variety of geometries that will typically depend on the shape of the first electrode 12 .
- the first electrode 12 can be rectangular having a thickness of approximately 100 microns.
- the porous ceramic body 18 can be deposited on the first electrode 12 from multiple angles (e.g., from two sides).
- the first electrode can have other geometric profiles such as comb shapes, and/or simple or complex shapes including one or more polygons.
- dielectric layer 22 is formed on the porous ceramic body 18 (and first ceramic layer 17 if present). It is noted that reference numbers 22 and 18 as shown in the drawings point to the same structure. This is due to the difficulties in illustrating the various thin layers in the drawings. It is understood that the dielectric layer 17 generally overlies the free surface area of the porous ceramic body 18 . The resulting shape of the porous ceramic body remains essentially unchanged after deposition of the dielectric layer (except for a very small increase in thickness).
- the dielectric layer 22 can be formed via a variety of processes including thermal or electrochemical oxidation. In an embodiment using thermal oxidation the porous ceramic body 18 is heated in an oxygen containing atmosphere to temperatures between 500-1400 degrees C. for periods of 5-120 minutes.
- the porous ceramic body 18 (and first ceramic layer 17 if present) is inserted in one or more high base solutions, alkaline, (pH>10).
- the solution can be ammonium based, St, BaOH2 (Barium, strontium Hydroxide) optionally in combination with Br, St 8 (OH) 2 .
- the porous ceramic body 18 is dipped into a solution that is typically heated to temperatures between 40-130 degrees C.
- An anodizing electric field is typically applied causing a dissolution-reduction to occur at the free surface of porous ceramic body 18 .
- Typical apply voltages are between 2-20V, for a period of 1-12 hrs.
- a post treatment can be utilized to stabilize the dielectric layer 22 (e.g., heating to 250-1200 degrees C. in an oxygen atmosphere).
- the properties of the dielectric layer can be further modified by dissolving elements such as Mn, Nb, Mg, Si, Zr, Ti, Bi, Cu, Ag in the solution. These elements participate in the electrochemically formatted oxidized layer. Post treatment to 1200 degrees C. can also be applied. For example, a highly stable dielectric layer of manganese layer (MnxOy, x>2, y>3) can be formed by oxidation and post heating treatment.
- the dielectric layer 22 (whether formed by thermal or electrochemical oxidation or other processes) is typically formed with a thickness in the 0.1-1 micron range and has a high insulation resistance (IR) typically in the 10 6 -10 11 ohm range.
- IR insulation resistance
- the porous ceramic body 18 and first ceramic layer 17 if present
- K dielectric constant
- a conductive medium 16 is used to fill the porous ceramic body 18 .
- Various compositions can be used as a conductive medium including conductive polymers: PEDT (poly(3,4-ethylenedioxythiophene), poly(acetylene)s, poly(pyrrole)s, poly(thiophene)s, polyanilines, polythiophenes, poly(p-phenylene sulfide), and poly(para-phenylene vinylene)s (PPV) and its soluble derivatives, poly(3-alkylthiophenes), polyindole, polypyrene, polycarbazole, polyazulene, polyazepine, poly(fluorene)s, and polynaphthalene.
- PEDT poly(3,4-ethylenedioxythiophene)
- poly(acetylene)s poly(pyrrole)s
- poly(thiophene)s polyanilines
- polythiophenes poly(p-phenylene sul
- a commercially available PEDT composition is utilized (Clevios (PEDT) available from HC Starck Inc. of Newton, Mass.).
- the conductive medium should have a conductivity greater than 100 siemens/cm and preferably equal or higher than 1000 s/cm.
- the conductive medium can be applied by a variety of processes including dip coating impregnation.
- the porous ceramic body 18 is impregnated with a diluted mixture containing fine dispersed particles of the conductive medium (e.g., nano-sized).
- the conductive medium 16 forms second electrode. Subsequent structure can then be added to encapsulate the capacitor structure and form suitable mounting structures and/or electrical terminations.
- a conductive metal layer 20 encapsulates the porous ceramic body 18 (now coated with a dielectric layer 22 and a conductive medium 16 ) and functions as an electrical termination for the second electrode.
- a variety of metals can be used. In one embodiment a highly conductive silver paste is used.
- the metal layer can be can be applied by a variety of techniques including brushing or dipping. Suitable metals are commercially available from a variety of sources including Lord Corporation of Cary, N.C., Emerson and Cumming of Irvine Calif., and Du-Pont.
- FIG. 3 shows another embodiment in accordance with the invention.
- the capacitor 100 has a first electrode 212 comprising in this example a metal foil.
- a first ceramic layer 217 is disposed on the metal foil 212 .
- a porous ceramic body 218 is formed on the first ceramic layer 217 . It is understood that the porous ceramic body 218 can be directly formed on the first electrode 212 .
- a dielectric layer 222 is formed on the porous ceramic body 218 .
- a conductive medium 216 encapsulates the porous ceramic body 218 .
- the conductive medium 216 essentially forms a second electrode.
- Suitable conductive medium can include the conductive polymers discussed above in connection with FIG. 1 .
- reference numbers 222 , 218 and 216 as shown in the drawings point to the same structure. This is due to the difficulties in illustrating the various thin layers in the drawings. It is understood that the dielectric layer 222 generally overlies the free surface area of the porous ceramic body 218 . The resulting shape of the porous ceramic body remains essentially unchanged after deposition of the dielectric layer (except for a very small increase in thickness). The conductive medium 216 then encapsulates the porous ceramic body yielding the generally rectangular shape shown in FIG. 3 .
- the remaining structure is primarily directed towards forming electrical terminations and encapsulating the resulting structure.
- at least a portion of the conductive polymer layer is covered in a highly conductive silver paste layer 260 .
- a first electrical lead 270 is electrically coupled to the first electrode 212 and a second electrical lead 280 is coupled to the silver paste layer 260 .
- the structure is also encapsulated by layer 290 which can comprise a variety of materials such as epoxy, resin, parylene or a variety of known molding techniques.
- the entire capacitor assembly can be attached to a mounting substrate 295 as discussed in more detail below.
- FIG. 4 shows a detailed view of a mounting substrate 295 such as a typical printed circuit (PC) board.
- the mounting substrate includes a base portion 300 which can be fabricated using conventional PC board technologies.
- a first and second metallization 302 , 304 are formed on the substrate 300 .
- the first and second metallization 302 , 304 are generally spaced apart so as to align with the first and second electrical leads 270 , 280 as shown in FIG. 3 . It is understood that first and second metallizations can be coupled to one or more circuit traces (not shown).
- Conductive glue 306 is used to electrically couple the first and electrical leads 270 , 280 to the first and second metallization 302 , 304 .
- a non-conductive glue 308 can be used in the area disposed between the first and second metallizations 302 , 304 . Once the capacitor 100 is mounted, to the substrate a soldering operation can follow using conventional techniques. It is understood that a wide variety of mounting techniques can be used without departing from the scope of the invention.
- FIG. 5 shows another embodiment in accordance with the invention.
- the first electrode 512 is disposed along the edge of the structure as opposed to the centrally disposed first electrode 212 disclosed in FIG. 4 .
- the individual layers shown in FIG. 5 can be formed using the materials and processes discussed above in connection with FIG. 1 .
- the capacitor 400 has a first electrode 512 .
- a first ceramic layer 517 is disposed on the metal foil 512 .
- a porous ceramic body 518 is formed on the first ceramic layer 517 . It is understood that the porous ceramic body 518 can be directly formed on the first electrode 512 ,
- a dielectric layer 522 is formed on the free surface of the porous ceramic body 518 .
- a conductive medium 516 e.g., conductive polymer
- a conductive medium 516 is impregnated into the pores of the porous body 518 .
- reference numbers 522 , 518 and 516 as shown in the drawings point to the same structure. This is due to the difficulties in illustrating the various thin layers in the drawings. It is understood that the dielectric layer 522 generally overlies the free surface area of the porous ceramic body 518 . The resulting shape of the porous ceramic body remains essentially unchanged after deposition of the dielectric layer (except for a very small increase in thickness). The conductive medium 522 then encapsulates the porous ceramic body yielding the generally rectangular shape shown in FIG. 5 .
- the typical thickness of layer 516 is 1-10 microns. Full impregnation of all open pores in the porous ceramic body 518 is preferred as this provides maximum capacitance.
- the conductive polymer preferably has good adhesion to the dielectric layer 522 to insure good electrical performance.
- An insulating layer 513 is disposed between the first electrode and the remaining layers that are coupled to the second electrode to provide electrical insulation between the two electrodes. A wide variety of insulating materials can be used for this purpose.
- a conductive metal paste layer 560 (e.g., silver paste) is applied to a portion of the conductive medium 516 .
- a first electrical lead 570 is electrically coupled to the first electrode 512 and a second electrical lead 580 is coupled to the conductive metal paste layer 560 .
- the structure is also encapsulated by layer 590 which can comprise a variety of materials such as epoxy, resin, parylene applied by one of a variety of known techniques. It is understood that a variety of electrical terminations and encapsulation techniques can be utilized without departing from the scope of the invention. It is also understood that additional layers could be added to the structure without departing from the scope of the invention.
- FIG. 6 illustrates one embodiment of a method of manufacturing a bulk capacitor of the present invention.
- the various process steps set forth in FIG. 6 are carried as discussed generally above.
- a suitable ceramic material is prepared.
- the ceramic particles are then placed in a suitable suspension for deposition (e.g., by EPD) as shown by block 602 .
- the first electrode e.g., Kovar foil
- a first (thin) ceramic layer is then deposited on the first electrode as shown by block 606 .
- the first ceramic layer is then sintered to full density under a reducing atmosphere (e.g., Ar/H 2 ) as shown by block 608 .
- the reduction temperature is typically between 900-4400 degrees C.
- the typical time duration at peak temperature is typically 5-60 minutes.
- a porous ceramic body is deposited on the first ceramic layer as shown by block 610 .
- the porous ceramic body is then sintered in reducing atmosphere as shown by block 612 and as discussed generally above.
- a variety of reduction temperatures can be utilized. The reduction temperature is typically selected to maintain the open pore structure and avoid massive densification.
- the porous ceramic body is then oxidized to form a thin dielectric layer as shown by block 614 .
- the porous ceramic body can be is heated in an oxygen containing atmosphere to temperatures of 900 degrees C. for approximately 5-120 minutes. This leads to the formation of a dielectric layer. Pump and purge cycles can be used during the process to insure oxygen presence within the pores of the porous ceramic body.
- the porous ceramic body (now covered in a thin dielectric layer) is then impregnated with a conductive medium (e.g., a conductive polymer as discussed above) as shown by block 616 .
- a conductive medium e.g., a conductive polymer as discussed above
- at least a portion of the porous ceramic body is then coated with a suitable silver compound (e.g., silver paste) as shown by block 618 .
- Electrical leads forming the anode and cathode are attached and the package is encapsulated as shown by block 620 .
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
- Ceramic Capacitors (AREA)
Abstract
A bulk capacitor includes a first electrode formed of a metal foil and a semi-conductive porous ceramic body formed on the metal foil. A dielectric layer is formed on the porous ceramic body for example by oxidation. A conductive medium is deposited on the porous ceramic body filling the pores of the porous ceramic body and forming a second electrode. The capacitor can then be encapsulated with various layers and can include conventional electrical terminations. A method of manufacturing a bulk capacitor includes forming a conductive porous ceramic body on a first electrode formed of a metal foil, oxidizing to form a dielectric layer and filling the porous body with a conductive medium to form a second electrode. A thin semi-conductive ceramic layer can also be disposed between the metal foil and the porous ceramic body.
Description
- This application is a continuation of U.S. patent application Ser. No. 12/553,508, filed Sep. 3, 2009, issuing as U.S. Pat. No. 8,238,076 on Aug. 7, 2012, which claims the benefit of U.S. Provisional Patent Application No. 61/094,317, filed Sep. 4, 2008, which are incorporated by reference as if fully set forth herein.
- The present invention relates to capacitors. More particularly, the present invention relates to a capacitor which is capable of achieving a high capacitance density.
- Technologies for producing capacitors (including electrolytic capacitors and ceramic capacitors) are being pushed to their practical physical limit. Traditionally, high capacitance density is achieved either by high surface area such as in tantalum electrolytic capacitors or carbon double layer capacitors. Alternatively, high capacitance density may be achieved by thin high dielectric constant (K) dielectric materials such as used in multi-layer ceramic capacitors. Despite these advances, problems remain. In particular, the demand for high capacitance density is ever increasing beyond limits associated with such methodologies. High capacitance density is a highly desirable feature for making smaller electronic devices.
- What is needed is a capacitor which allows a high capacitance density to be achieved. It is therefore an object, feature, or advantage of the embodiments disclosed herein to provide a capacitor and a method of manufacturing a capacitor which allows a high capacitance density to be achieved.
- One or more of these aspects will become apparent from the specification and claims that follow.
- According to one aspect of the embodiments disclosed herein, a bulk capacitor includes a metal foil, a semi-conductive porous ceramic body on the metal foil, a dielectric layer on the porous ceramic body (e.g., formed by oxidation), a conductive medium filling the porous body, and a conductive metal layer encapsulating the porous body. According to another aspect of the present invention, a method of manufacturing a bulk capacitor includes forming a semi-conductive porous ceramic body on a metal foil, oxidizing the semi-conductive porous ceramic body to form a dielectric layer, filling the porous body with a conductive medium, and encapsulating the porous body with a conductive metal layer.
-
FIG. 1 illustrates one embodiment of a capacitor in accordance with the present invention; -
FIG. 2 is sectional view showing a portion of a first electrode, a first ceramic layer and a porous ceramic body according to one aspect of the present invention; -
FIG. 3 illustrates another embodiment of a capacitor in accordance with the present invention; -
FIG. 4 illustrates a mounting substrate in accordance with the present invention; -
FIG. 5 illustrates another embodiment of a capacitor in accordance with the present invention; and -
FIG. 6 illustrates a methodology according to one aspect of the present invention. - The present invention provides a capacitor with a high capacitance density. The present invention achieves a high capacitance density through an innovative combination of high dielectric constant of ceramics and the high surface area of a porous matrix. In particular, a capacitor may utilize the high dielectric constant of ceramic materials in combination with a porous ceramic body having a high surface area.
- A porous ceramic body is formed on a metal foil. In general, the metal foil serves as the first electrode. An intermediate ceramic layer may also be disposed between the porous ceramic body and the medal foil. The porous ceramic body is subsequently oxidized. The oxidation can be formed by various techniques such as thermal or electrochemical oxidation. The oxidation forms a thin high K dielectric layer on the free surface of the porous ceramic body. The porous ceramic body is then filled with a conductive medium such as, for example, a conductive polymer. In general, the conductive medium forms a second electrode. Subsequent structure can then be added to encapsulate the capacitor structure and form suitable mounting structures and/or electrical terminations. For example, after the porous ceramic body is filled with the conductive medium, it can be encapsulated with a conductive metal layer such as, for example, silver.
- The resulting combination of high surface area as provided by the porous structure and the high K dielectric thin layer provided by the dielectric allows for the making of small-size, high capacitance density capacitors.
-
FIG. 1 illustrates a simplified embodiment of acapacitor 10. Thecapacitor 10 includes afirst electrode 12 which may be formed of a variety of materials including a metal foil. A variety of metal foils can be used. The metal foil may be taken from the group of elements including: Ta, Ni, W, Nb, V, Mo, Fe or their alloys. Kovar and Invar alloys are also preferred since their coefficient of thermal expansion (CTE) matches the CTE of the dielectric layer and/or ceramic layer(s). Suitable foils are available from a variety of sources including, but not limited to: Carpenter Technology Corporation of Wyomissing, Pa., Cabot Supermetals Inc. of Boyertown, Pa., and HC Starck Inc. of Newton, Mass. As noted above, thefirst electrode 12 has a CTE selected to match the dielectric and/or ceramic element and thereby minimize thermal stress. In a typical embodiment, a CTE of 3-15 ppm is utilized. A variety of foil thicknesses can be used for example the 20-250 micron range. A more typical range may be in the 100-150 micron range. - A semi-conductive porous
ceramic body 18 is formed on thefirst electrode 12. It is understood that a variety of geometric profiles (primarily dependent on the shape of first electrode 12) can be utilized without departing from the scope of the invention. It is also understood that the porous ceramic body may be formed and/or deposited using a variety of processes with a variety of ceramic layers and/or compositions. In one embodiment, a thin conductive semi-conductive ceramic layer can be deposited on thefirst electrode 12 prior to depositing the conductive porousceramic body 18. A variety of semi-conductive ceramic materials can be used including barium, strontium titanate (BST). Other suitable chemical compositions including elements like Nb2O5, TiO2, BaCO3 and SrTiO3 can also be used. Still other suitable materials can include lead magnesium nionbate (i.e., Pb3MgNb2O9), lead titante, and perovskite oxides. -
FIG. 2 shows a simplified sectional view of an embodiment having afirst electrode 12, a semi-conductive firstceramic layer 17 and a semi-conductive porousceramic body 18. It is understood that the thicknesses are not shown to scale. The firstceramic layer 17 is relatively thin and is deposited on thefirst electrode 12 with a thickness between 1-10 microns. The firstceramic layer 17 is typically sintered to full density under reducing atmosphere. The reducing atmosphere can be selected from a variety of gases. For example, the reducing atmosphere may be selected from: Ar and H2 gas with the hydrogen concentration typically between 1-10%. Other gases like N2/H2 can be used. The reduction temperature is typically between 900-1400 degrees C. The typical time duration at peak temperature is typically 5-60 minutes. It is understood that a variety of temperature profiles can be utilized. The firstceramic layer 17 preferably has a conductivity that is higher (i.e., more conductive) than 5 ohm-cm after the reducing sintering treatment. - The porous
ceramic body 18 is deposited as a second ceramic layer onto the firstceramic layer 17. It is also understood that the porousceramic body 18 can be deposited directly on thefirst electrode 12. Both the firstceramic layer 17 and the porousceramic body 18 can be deposited using conventional ceramic deposition techniques such as screen printing, doctor blade, lamination, spraying or dip coating. In the current example, the firstceramic layer 17 and the porousceramic body 18 are deposited using Electrophoretic Deposition (EPD). - Since the first
ceramic layer 17 is semi-conductive after the reduction sintering, a second layer (e.g., forming porous ceramic body 18) can be deposited using EPD techniques. In general, EPD uses electrically charged particles that are deposited on a counter electrode under the influence of an electric field. EPD can deposit wide range of particulate materials, almost without dependency on their chemical composition. EPD can form free standing bodies and layers. The layers can be from micron range thick to a few mm in thickness. The solid loading of the powder in the suspension, electric field intensity and time are the main parameters to control weight of deposition in an EPD process. - The porous
ceramic body 18 is constructed from high surface area e.g., BET (Brunauer, Emmett, Teller) of 0.5-5 m2/g powders. The porousceramic body 18 is typically sintered under reducing atmosphere such as the reducing atmosphere disclosed above in connection with the first ceramic layer. A variety of reduction temperatures can be utilized. The reduction temperature is typically selected to maintain the open pore structure and avoid massive densification. The thickness of the porousceramic body 18 after reduction is typically in the 10-250 micron range. - The resulting ceramic body has an open pore structure with porosity up to 75% of volume. The pore structure can include a wide range of pore sizes from 0.1-6 microns. Preferably pore sizes are in the 0.3-3 micron range. The porous
ceramic body 18 can have a variety of geometries that will typically depend on the shape of thefirst electrode 12. For example, thefirst electrode 12 can be rectangular having a thickness of approximately 100 microns. The porousceramic body 18 can be deposited on thefirst electrode 12 from multiple angles (e.g., from two sides). The first electrode can have other geometric profiles such as comb shapes, and/or simple or complex shapes including one or more polygons. - Returning to
FIG. 1 ,dielectric layer 22 is formed on the porous ceramic body 18 (and firstceramic layer 17 if present). It is noted thatreference numbers dielectric layer 17 generally overlies the free surface area of the porousceramic body 18. The resulting shape of the porous ceramic body remains essentially unchanged after deposition of the dielectric layer (except for a very small increase in thickness). Thedielectric layer 22 can be formed via a variety of processes including thermal or electrochemical oxidation. In an embodiment using thermal oxidation the porousceramic body 18 is heated in an oxygen containing atmosphere to temperatures between 500-1400 degrees C. for periods of 5-120 minutes. This leads to the formation of a thin dielectric layer on the semi-conductive porous ceramic body 18 (and firstceramic layer 17 if present). Pump and purge cycles can be used during the treatment and/or at peak temperature to insure oxygen presence within the pores of the porousceramic body 18. - In an embodiment using electrochemical oxidation, the porous ceramic body 18 (and first
ceramic layer 17 if present) is inserted in one or more high base solutions, alkaline, (pH>10). This leads to the formation of a dielectric layer. For example, the solution can be ammonium based, St, BaOH2 (Barium, strontium Hydroxide) optionally in combination with Br, St 8(OH)2. The porousceramic body 18 is dipped into a solution that is typically heated to temperatures between 40-130 degrees C. An anodizing electric field is typically applied causing a dissolution-reduction to occur at the free surface of porousceramic body 18. Typical apply voltages are between 2-20V, for a period of 1-12 hrs. Once the dielectric layer is formed, a post treatment can be utilized to stabilize the dielectric layer 22 (e.g., heating to 250-1200 degrees C. in an oxygen atmosphere). - The properties of the dielectric layer can be further modified by dissolving elements such as Mn, Nb, Mg, Si, Zr, Ti, Bi, Cu, Ag in the solution. These elements participate in the electrochemically formatted oxidized layer. Post treatment to 1200 degrees C. can also be applied. For example, a highly stable dielectric layer of manganese layer (MnxOy, x>2, y>3) can be formed by oxidation and post heating treatment. The dielectric layer 22 (whether formed by thermal or electrochemical oxidation or other processes) is typically formed with a thickness in the 0.1-1 micron range and has a high insulation resistance (IR) typically in the 106-1011 ohm range. Once oxidized, the porous ceramic body 18 (and first
ceramic layer 17 if present) is typically characterized by high dielectric constant (K) in the 500-50000 range. - A
conductive medium 16 is used to fill the porousceramic body 18. Various compositions can be used as a conductive medium including conductive polymers: PEDT (poly(3,4-ethylenedioxythiophene), poly(acetylene)s, poly(pyrrole)s, poly(thiophene)s, polyanilines, polythiophenes, poly(p-phenylene sulfide), and poly(para-phenylene vinylene)s (PPV) and its soluble derivatives, poly(3-alkylthiophenes), polyindole, polypyrene, polycarbazole, polyazulene, polyazepine, poly(fluorene)s, and polynaphthalene. - In one embodiment, a commercially available PEDT composition is utilized (Clevios (PEDT) available from HC Starck Inc. of Newton, Mass.). In general the conductive medium should have a conductivity greater than 100 siemens/cm and preferably equal or higher than 1000 s/cm. The conductive medium can be applied by a variety of processes including dip coating impregnation. In general the porous
ceramic body 18 is impregnated with a diluted mixture containing fine dispersed particles of the conductive medium (e.g., nano-sized). - In general, the conductive medium 16 forms second electrode. Subsequent structure can then be added to encapsulate the capacitor structure and form suitable mounting structures and/or electrical terminations. In this example, a
conductive metal layer 20 encapsulates the porous ceramic body 18 (now coated with adielectric layer 22 and a conductive medium 16) and functions as an electrical termination for the second electrode. A variety of metals can be used. In one embodiment a highly conductive silver paste is used. The metal layer can be can be applied by a variety of techniques including brushing or dipping. Suitable metals are commercially available from a variety of sources including Lord Corporation of Cary, N.C., Emerson and Cumming of Irvine Calif., and Du-Pont. -
FIG. 3 shows another embodiment in accordance with the invention. The individual layers shown inFIG. 3 can be formed using the materials and processes discussed above in connection withFIG. 1 . In this embodiment, thecapacitor 100 has afirst electrode 212 comprising in this example a metal foil. A firstceramic layer 217 is disposed on themetal foil 212. A porousceramic body 218 is formed on the firstceramic layer 217. It is understood that the porousceramic body 218 can be directly formed on thefirst electrode 212. Adielectric layer 222 is formed on the porousceramic body 218. Aconductive medium 216 encapsulates the porousceramic body 218. Theconductive medium 216 essentially forms a second electrode. Suitable conductive medium can include the conductive polymers discussed above in connection withFIG. 1 . - It is noted that
reference numbers dielectric layer 222 generally overlies the free surface area of the porousceramic body 218. The resulting shape of the porous ceramic body remains essentially unchanged after deposition of the dielectric layer (except for a very small increase in thickness). Theconductive medium 216 then encapsulates the porous ceramic body yielding the generally rectangular shape shown inFIG. 3 . - The remaining structure is primarily directed towards forming electrical terminations and encapsulating the resulting structure. In this example, at least a portion of the conductive polymer layer is covered in a highly conductive
silver paste layer 260. A firstelectrical lead 270 is electrically coupled to thefirst electrode 212 and a secondelectrical lead 280 is coupled to thesilver paste layer 260. The structure is also encapsulated bylayer 290 which can comprise a variety of materials such as epoxy, resin, parylene or a variety of known molding techniques. The entire capacitor assembly can be attached to a mountingsubstrate 295 as discussed in more detail below. -
FIG. 4 shows a detailed view of a mountingsubstrate 295 such as a typical printed circuit (PC) board. The mounting substrate includes abase portion 300 which can be fabricated using conventional PC board technologies. A first andsecond metallization substrate 300. The first andsecond metallization electrical leads FIG. 3 . It is understood that first and second metallizations can be coupled to one or more circuit traces (not shown).Conductive glue 306 is used to electrically couple the first andelectrical leads second metallization non-conductive glue 308 can be used in the area disposed between the first andsecond metallizations capacitor 100 is mounted, to the substrate a soldering operation can follow using conventional techniques. It is understood that a wide variety of mounting techniques can be used without departing from the scope of the invention. -
FIG. 5 shows another embodiment in accordance with the invention. In this embodiment, thefirst electrode 512 is disposed along the edge of the structure as opposed to the centrally disposedfirst electrode 212 disclosed inFIG. 4 . The individual layers shown inFIG. 5 can be formed using the materials and processes discussed above in connection withFIG. 1 . In this embodiment, thecapacitor 400 has afirst electrode 512. A firstceramic layer 517 is disposed on themetal foil 512. A porousceramic body 518 is formed on the firstceramic layer 517. It is understood that the porousceramic body 518 can be directly formed on thefirst electrode 512, - A
dielectric layer 522 is formed on the free surface of the porousceramic body 518. A conductive medium 516 (e.g., conductive polymer) is impregnated into the pores of theporous body 518. - It is noted that
reference numbers dielectric layer 522 generally overlies the free surface area of the porousceramic body 518. The resulting shape of the porous ceramic body remains essentially unchanged after deposition of the dielectric layer (except for a very small increase in thickness). Theconductive medium 522 then encapsulates the porous ceramic body yielding the generally rectangular shape shown inFIG. 5 . - The typical thickness of
layer 516 is 1-10 microns. Full impregnation of all open pores in the porousceramic body 518 is preferred as this provides maximum capacitance. The conductive polymer preferably has good adhesion to thedielectric layer 522 to insure good electrical performance. An insulatinglayer 513 is disposed between the first electrode and the remaining layers that are coupled to the second electrode to provide electrical insulation between the two electrodes. A wide variety of insulating materials can be used for this purpose. - The remaining structure is primarily directed towards forming electrical terminations for the second electrode and encapsulating the resulting structure. A conductive metal paste layer 560 (e.g., silver paste) is applied to a portion of the
conductive medium 516. A firstelectrical lead 570 is electrically coupled to thefirst electrode 512 and a secondelectrical lead 580 is coupled to the conductivemetal paste layer 560. The structure is also encapsulated bylayer 590 which can comprise a variety of materials such as epoxy, resin, parylene applied by one of a variety of known techniques. It is understood that a variety of electrical terminations and encapsulation techniques can be utilized without departing from the scope of the invention. It is also understood that additional layers could be added to the structure without departing from the scope of the invention. -
FIG. 6 illustrates one embodiment of a method of manufacturing a bulk capacitor of the present invention. The various process steps set forth inFIG. 6 are carried as discussed generally above. In step 600 a suitable ceramic material is prepared. The ceramic particles are then placed in a suitable suspension for deposition (e.g., by EPD) as shown byblock 602. The first electrode (e.g., Kovar foil) is shaped into the desired geometric shape using conventional methods as shown byblock 604. - A first (thin) ceramic layer is then deposited on the first electrode as shown by
block 606. The first ceramic layer is then sintered to full density under a reducing atmosphere (e.g., Ar/H2) as shown byblock 608. The reduction temperature is typically between 900-4400 degrees C. The typical time duration at peak temperature is typically 5-60 minutes. Next a porous ceramic body is deposited on the first ceramic layer as shown byblock 610. The porous ceramic body is then sintered in reducing atmosphere as shown byblock 612 and as discussed generally above. A variety of reduction temperatures can be utilized. The reduction temperature is typically selected to maintain the open pore structure and avoid massive densification. - The porous ceramic body is then oxidized to form a thin dielectric layer as shown by
block 614. For example, the porous ceramic body can be is heated in an oxygen containing atmosphere to temperatures of 900 degrees C. for approximately 5-120 minutes. This leads to the formation of a dielectric layer. Pump and purge cycles can be used during the process to insure oxygen presence within the pores of the porous ceramic body. - The porous ceramic body (now covered in a thin dielectric layer) is then impregnated with a conductive medium (e.g., a conductive polymer as discussed above) as shown by
block 616. In this example, at least a portion of the porous ceramic body is then coated with a suitable silver compound (e.g., silver paste) as shown byblock 618. Electrical leads forming the anode and cathode are attached and the package is encapsulated as shown byblock 620. - A bulk capacitor and methods of manufacturing the bulk capacitor have been disclosed. That which has been disclosed is merely exemplary. The present invention contemplates numerous variations, options, and alternatives fall within the spirit and scope of the claimed invention. Those skilled in the art will recognize that a wide variety of modifications, alterations, and combinations can be made with respect to the above described embodiments without departing from the spirit and scope of the invention, and that such modifications, alterations, and combinations are to be viewed as being within the ambit of the inventive concept. It is intended in the appended claims to cover all those changes and modifications which fall within the true spirit and scope of the present invention.
Claims (23)
1. A bulk capacitor, comprising:
a first electrode formed of a metal foil,
a semi-conductive porous ceramic body deposited on the metal foil,
a dielectric layer formed on the porous ceramic body, and
a conductive medium filling at least a portion of porous ceramic body forming a second electrode.
2. The bulk capacitor of claim 1 further comprising a conductive metal layer encapsulating the porous ceramic body.
3. The bulk capacitor of claim 2 wherein the conductive metal layer comprises silver.
4. The bulk capacitor of claim 1 further comprising a semi-conductive ceramic layer disposed between the metal foil and the porous ceramic body.
5. The bulk capacitor of claim 1 wherein the metal foil has a geometric profile.
6. The bulk capacitor of claim 1 wherein the conductive medium comprises a conductive polymer.
7. The bulk capacitor of claim 1 wherein the dielectric layer is formed on a free surface of the porous ceramic body.
8. The bulk capacitor of claim 1 wherein the dielectric layer is formed on porous ceramic body and on the metal foil.
9. The bulk capacitor of claim 1 further comprising a first electrical lead coupled to the first electrode and a second electrical lead coupled to the second electrode, wherein the first electrical lead and second electrical lead are configured to mate with first and second conductive pads located on a mounting substrate.
10. The bulk capacitor of claim 9 wherein the first and second electrode are joined to the first and second conductive pads via a conductive adhesive.
11. The bulk capacitor of claim 10 further comprising a non-conductive adhesive disposed between the first and second electrical leads.
12. A method of manufacturing a bulk capacitor, the method comprising:
forming a conductive porous ceramic body on a first electrode comprising a metal foil,
oxidizing the porous ceramic body to form a dielectric layer, and
filling the porous ceramic body with a conductive medium forming a second electrode.
13. The method of claim 12 comprising encapsulating the porous ceramic body with a conductive metal layer.
14. The method of claim 13 wherein the conductive metal layer comprises silver.
15. The method of claim 12 further comprising forming a semi-conductive ceramic layer between the metal foil and the porous ceramic body.
16. The method of claim 12 comprising forming a geometric profile in the metal foil,
17. The method of claim 12 wherein the oxidizing is performed thermally.
18. The method of claim 12 wherein the oxidizing is performed electrochemically.
19. The method of claim 12 wherein the conductive medium comprises a conductive polymer.
20. The method of claim 12 wherein the dielectric layer is formed on porous ceramic body and on the metal foil.
21. The method of claim 12 wherein a first electrical lead is coupled to the first electrode and a second electrical lead is coupled to the second electrode, wherein the first electrical lead and second electrical lead are configured to mate with first and second conductive pads located on a mounting substrate.
22. The method of claim 21 wherein the first and second electrode are joined to the first and second conductive pads via a conductive adhesive.
23. The method of claim 22 wherein a non-conductive adhesive is disposed between the first and second electrical leads.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/567,317 US20120300363A1 (en) | 2008-09-04 | 2012-08-06 | Bulk capacitor and method |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US9431708P | 2008-09-04 | 2008-09-04 | |
US12/553,508 US8238076B2 (en) | 2008-09-04 | 2009-09-03 | Bulk capacitor and method |
US13/567,317 US20120300363A1 (en) | 2008-09-04 | 2012-08-06 | Bulk capacitor and method |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/553,508 Continuation US8238076B2 (en) | 2008-09-04 | 2009-09-03 | Bulk capacitor and method |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120300363A1 true US20120300363A1 (en) | 2012-11-29 |
Family
ID=41622560
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/553,508 Expired - Fee Related US8238076B2 (en) | 2008-09-04 | 2009-09-03 | Bulk capacitor and method |
US13/567,317 Abandoned US20120300363A1 (en) | 2008-09-04 | 2012-08-06 | Bulk capacitor and method |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/553,508 Expired - Fee Related US8238076B2 (en) | 2008-09-04 | 2009-09-03 | Bulk capacitor and method |
Country Status (8)
Country | Link |
---|---|
US (2) | US8238076B2 (en) |
EP (1) | EP2329506A2 (en) |
JP (1) | JP2012502481A (en) |
KR (2) | KR101237612B1 (en) |
CN (2) | CN102177562B (en) |
HK (1) | HK1161933A1 (en) |
TW (1) | TW201021061A (en) |
WO (1) | WO2010028138A2 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100415264B1 (en) * | 2001-04-04 | 2004-01-14 | 김재용 | Composition of soil remormation |
KR20030054118A (en) * | 2001-12-24 | 2003-07-02 | 이명희 | A composite of soil conditioner |
KR20030054116A (en) * | 2001-12-24 | 2003-07-02 | 이명희 | A composite for grow in plant |
KR101973438B1 (en) * | 2017-07-19 | 2019-04-29 | 삼성전기주식회사 | Capacitor Component |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3585460A (en) | 1969-11-10 | 1971-06-15 | Rca Corp | Miniature ceramic capacitor and method of manufacture |
JPS5522162U (en) * | 1978-07-28 | 1980-02-13 | ||
US4520430A (en) * | 1983-01-28 | 1985-05-28 | Union Carbide Corporation | Lead attachment for tantalum anode bodies |
JPS60116225U (en) * | 1984-01-10 | 1985-08-06 | 日本通信工業株式会社 | semiconductor ceramic capacitor |
JPS61193418A (en) | 1985-02-21 | 1986-08-27 | 株式会社村田製作所 | Laminate ceramic capacitor |
JP3065286B2 (en) * | 1997-09-24 | 2000-07-17 | 日本電気株式会社 | Solid electrolytic capacitor and method of manufacturing the same |
US6344966B1 (en) * | 1998-09-08 | 2002-02-05 | Showa Denko K.K. | Solid electrolytic capacitor and method for producing the same |
US6226173B1 (en) * | 1999-01-26 | 2001-05-01 | Case Western Reserve University | Directionally-grown capacitor anodes |
US6456483B1 (en) * | 1999-04-14 | 2002-09-24 | Becromal S.P.A. | Electrodes for electrolytic capacitors and production process thereof |
US6381121B1 (en) * | 1999-05-24 | 2002-04-30 | Showa Denko Kabushiki Kaisha | Solid electrolytic capacitor |
WO2001057928A1 (en) * | 2000-02-03 | 2001-08-09 | Case Western Reserve University | High power capacitors from thin layers of metal powder or metal sponge particles |
CN100351963C (en) * | 2001-11-08 | 2007-11-28 | 松下电器产业株式会社 | Capacitor and production method therefor |
TW200522109A (en) * | 2003-11-13 | 2005-07-01 | Showa Denko Kk | Solid electrolyte capacitor |
JP2005158816A (en) * | 2003-11-20 | 2005-06-16 | Tdk Corp | Electrochemical device and manufacturing method thereof |
US7099143B1 (en) * | 2005-05-24 | 2006-08-29 | Avx Corporation | Wet electrolytic capacitors |
US20080310080A1 (en) * | 2005-08-19 | 2008-12-18 | Martin Biler | Solid State Capacitors and Method of Manufacturing Them |
US20080232032A1 (en) * | 2007-03-20 | 2008-09-25 | Avx Corporation | Anode for use in electrolytic capacitors |
-
2009
- 2009-09-03 CN CN2009801399938A patent/CN102177562B/en not_active Expired - Fee Related
- 2009-09-03 KR KR1020117007704A patent/KR101237612B1/en not_active IP Right Cessation
- 2009-09-03 EP EP09764112A patent/EP2329506A2/en not_active Withdrawn
- 2009-09-03 CN CN2012103136095A patent/CN102856075A/en active Pending
- 2009-09-03 US US12/553,508 patent/US8238076B2/en not_active Expired - Fee Related
- 2009-09-03 WO PCT/US2009/055874 patent/WO2010028138A2/en active Application Filing
- 2009-09-03 KR KR1020127019059A patent/KR20120089778A/en not_active Application Discontinuation
- 2009-09-03 JP JP2011526196A patent/JP2012502481A/en active Pending
- 2009-09-04 TW TW098129887A patent/TW201021061A/en unknown
-
2012
- 2012-03-01 HK HK12102115.2A patent/HK1161933A1/en not_active IP Right Cessation
- 2012-08-06 US US13/567,317 patent/US20120300363A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
JP2012502481A (en) | 2012-01-26 |
US8238076B2 (en) | 2012-08-07 |
EP2329506A2 (en) | 2011-06-08 |
WO2010028138A2 (en) | 2010-03-11 |
WO2010028138A3 (en) | 2010-05-06 |
TW201021061A (en) | 2010-06-01 |
US20100073846A1 (en) | 2010-03-25 |
KR20110118610A (en) | 2011-10-31 |
KR20120089778A (en) | 2012-08-13 |
CN102177562A (en) | 2011-09-07 |
HK1161933A1 (en) | 2012-08-10 |
CN102177562B (en) | 2013-01-16 |
KR101237612B1 (en) | 2013-02-28 |
CN102856075A (en) | 2013-01-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US2936514A (en) | Electrolytic device | |
US4017773A (en) | Solid valve-metal capacitor with buried graphite in the particles in the electrolyte | |
US20080123251A1 (en) | Capacitor device | |
KR100884205B1 (en) | Multilayer ceramic capacitor and method for controlling equivalent series resistance | |
US6775127B2 (en) | Anode member for a solid electrolytic capacitor, method of producing the same and solid electrolytic capacitor using the same | |
US7167357B2 (en) | Surface mount MELF capacitor | |
US7179309B2 (en) | Surface mount chip capacitor | |
JP2009505413A (en) | Solid capacitor and manufacturing method thereof | |
US3970903A (en) | Solid electrolytic capacitor with embedded counterelectrode | |
US20120300363A1 (en) | Bulk capacitor and method | |
GB2412241A (en) | A surface mountable capacitor | |
EP2525376A1 (en) | Utilization of moisture in hermetically sealed solid electrolytic capacitor and capacitors made thereof | |
CN115692022A (en) | Multilayer ceramic electronic component | |
US20100254067A1 (en) | Method of making electronic ceramic components with mesh electrode | |
US20240087817A1 (en) | Electrolytic capacitor | |
US3320494A (en) | Method and capacitor comprising oxide electrolyte derived from permanganic acid | |
JPH1092695A (en) | Solid electrolytic chip capacitor and its manufacturing method | |
EP0607781A1 (en) | Solid electrolytic capacitor | |
JPH09283367A (en) | Chip electronic element | |
JPS6011635Y2 (en) | Electrolytic capacitor | |
EP1840915A1 (en) | Capacitor element and method for manufacturing the capacitor element | |
JPH09251931A (en) | Solid electrolytic capacitor | |
JPH0258210A (en) | Chip type solid electrolytic capacitor and manufacture thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: VISHAY SPRAGUE, INC., VERMONT Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KATRARO, REUVEN;COHEN, NISSIM;KRAVCHIK-VOLFSON, MARINA;AND OTHERS;SIGNING DATES FROM 20091104 TO 20091119;REEL/FRAME:028729/0586 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |