US20120269452A1 - Image data processing apparatus, image data processing method, and computer readable medium - Google Patents
Image data processing apparatus, image data processing method, and computer readable medium Download PDFInfo
- Publication number
- US20120269452A1 US20120269452A1 US13/295,405 US201113295405A US2012269452A1 US 20120269452 A1 US20120269452 A1 US 20120269452A1 US 201113295405 A US201113295405 A US 201113295405A US 2012269452 A1 US2012269452 A1 US 2012269452A1
- Authority
- US
- United States
- Prior art keywords
- image data
- processing
- configuration
- line memory
- maximum size
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000003672 processing method Methods 0.000 title claims description 3
- 230000006835 compression Effects 0.000 claims abstract description 76
- 238000007906 compression Methods 0.000 claims abstract description 76
- 230000006837 decompression Effects 0.000 claims abstract description 12
- 238000000034 method Methods 0.000 claims description 26
- 230000008569 process Effects 0.000 claims description 25
- 230000004044 response Effects 0.000 description 4
- 230000000717 retained effect Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 239000000284 extract Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000001174 ascending effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
Definitions
- the present invention relates to image data processing apparatuses, image data processing methods, and computer readable media.
- image data is generated by performing line-sequential reading scanning, and image processing, such as color space conversion and various filter processing operations, is performed on the image data in the order in which elements of the image data are generated.
- image processing such as color space conversion and various filter processing operations
- image data representing the previous line is stored in each of line memory devices, the number of line memory devices corresponding to, for example, (N ⁇ 1) lines.
- the image data of each of those line memory devices is read in synchronization with the image data of a line which is being read, and such image data is supplied to a filter circuit.
- an image data processing apparatus including: a lossless compression device that performs lossless compression for each line of image data; a configuration controller that performs control so that a first configuration and a second configuration are selectively set in a reconfigurable circuit, the first configuration including a first line memory set for retaining therein compressed image data obtained by performing lossless compression by using the lossless compression device and a decompression circuit set for decompressing the compressed image data, the second configuration including a second line memory set for retaining therein the image data in the form of non-compressed image data, a capacity of the first line memory set being determined so that a circuit scale of the first configuration is equal to or smaller than a circuit scale of the second configuration; a maximum size determining device that causes the lossless compression device to compress each of the lines of a unit of processing of the image data and that determines a maximum size among data sizes of the lines of the compressed image data; and an output controller that performs control so that, when the maximum size determined by the maximum size determining device
- FIG. 1 is a block diagram illustrating an example of the configuration of an image data processing apparatus according to an exemplary embodiment
- FIG. 2 illustrates an example of a circuit configuration used for compressed data and including a number of line memory devices for plural lines of compressed data;
- FIG. 3 illustrates an example of a circuit configuration used for raw data and including a number of line memory devices for plural lines of raw data;
- FIG. 4 illustrates an example of concurrent processing of image compression and circuit configuration determination and another processing
- FIG. 5 illustrates another example of concurrent processing image compression and circuit configuration determination and another processing
- FIG. 6 is a flowchart illustrating an example of overall processing performed by the image data processing apparatus of an exemplary embodiment
- FIG. 7 is a flowchart illustrating an example of compression/maximum-compressed-line-length determining processing
- FIG. 8 is a flowchart illustrating an example of output determining processing
- FIG. 9 illustrates an example of the data content of a database in which information concerning plural circuit configurations having different line memory lengths is stored.
- FIG. 10 is a flowchart illustrating an example of line memory length selection processing.
- the image data processing apparatus shown in FIG. 1 is built in or connected to, for example, a host device, and performs image processing on bitmap image data supplied from the host device.
- the host device may be an image processing apparatus, such as a printer, a scanner, a fax machine, a digital copying machine, or a digital multifunction device, or may be a general-purpose computer.
- the image data processing apparatus shown in FIG. 1 includes a dynamic reconfigurable processor (DRP) 10 , a host system 20 , and a memory 40 .
- DSP dynamic reconfigurable processor
- the DRP 10 is a processor in which the configuration of the internal logic circuit is dynamically (e.g., during one clock) changeable (reconfigurable).
- An example of the DRP 10 is a DAP/DNA architecture processor disclosed in Japanese Unexamined Patent Application Publication No. 2009-3765. However, the DRP 10 is not restricted to this processor.
- the DRP 10 includes a reconfigurable circuit 12 , a reconfiguration controller 14 , and a configuration memory 16 .
- the reconfigurable circuit 12 includes many logic circuit elements, and the function parameters of the individual logic circuit elements and the configuration in which the logic circuit elements are connected to one another are dynamically changeable.
- the reconfigurable circuit 12 a variety of existing or to-be-developed circuits, for example, the DNA disclosed in Japanese Unexamined Patent Application Publication No. 2009-3765, may be used.
- the DNA is an array including many logic circuit elements, which are called “processor elements” (PEs), and the configuration in which the PEs are connected to one another is reconfigurable at high speed (e.g., during one clock) in accordance with configuration data.
- PEs processor elements
- the reconfiguration controller 14 controls the configuration in which the logic circuit elements of the reconfigurable circuit 12 are connected to one another so as to reconfigure a data processing circuit in the reconfigurable circuit 12 .
- the reconfiguration controller 14 also supplies input data received from the host system 20 to the data processing circuit reconfigured in the reconfigurable circuit 12 or returns output data from the data processing circuit to the host system 20 .
- the reconfiguration controller 14 is implemented by executing a control program by using a general-purpose processor core, which is called a DAP. This is, however, merely an example.
- the data processing circuit is reconfigured in the reconfigurable circuit 12 in accordance with configuration data stored in the configuration memory 16 .
- configuration memory 16 plural elements of configuration data are stored.
- the DRP 10 has a function of adding new configuration data to the configuration memory 16 or of erasing configuration data stored in the configuration memory 16 in response to an instruction from the host system 20 .
- the host system 20 is a control system that causes the DRP 10 to perform image processing.
- the host system 20 receives bitmap image data from, for example, a host device, such as a digital multifunction device, and stores the received bitmap image data in the memory 40 .
- the host system 20 then causes the DRP 10 to process the stored image data.
- the host system 20 may be realized by implementing all functional modules 22 through 30 , which will be discussed later, within the host system 20 by using a hardware circuit or by using software. Alternatively, some of the functional modules 22 through 30 may be implemented by using a hardware circuit and the rest of the functional modules 22 through 30 may be implemented by using software.
- the corresponding software program may be executed by using (a) a processor within the DRP 10 , (b) a processor mounted on the same substrate as that on which the DRP 10 is mounted, or (c) a processor of a host device, such as a digital multifunction device. Alternatively, two or more of those processors may execute the software program in a distributed manner. If the processor (a) is used, the DRP 10 itself serves as the image data processing apparatus of this exemplary embodiment. If the processor (b) is used, the substrate on which the DRP 10 and the processor are mounted serves as the image data processing apparatus of this exemplary embodiment.
- the memory 40 is a fast readable/writable storage device, such as a random access memory (RAM), and may be a memory built in the DRP 10 or a memory mounted on the same subject as that on which the DRP 10 is mounted. Alternatively, the memory 40 may be a memory of a host device, such as a digital multifunction device.
- RAM random access memory
- the host system 20 includes functional modules, such as a compression/maximum-compressed-line-length determining device 22 , a configuration selector 26 , an output determining device 28 , a selector 30 , and a controller 32 .
- functional modules such as a compression/maximum-compressed-line-length determining device 22 , a configuration selector 26 , an output determining device 28 , a selector 30 , and a controller 32 .
- the compression/maximum-compressed-line-length determining device 22 compresses each line (scanning line) of bitmap image data to be processed, and also determines the maximum compressed line length MAX-L of the line lengths of the compressed data (details will be given later).
- the compression/maximum-compressed-line-length determining device 22 includes a MAX-L retaining section 24 , which is a storage area for retaining the maximum compressed line length Max-L.
- the configuration selector 26 selects the circuit configuration (reconfiguration), which will be discussed later, used for the reconfigurable circuit 12 on the basis of the maximum compressed line length Max-L determined by the compression/maximum-compressed-line-length determining device 22 .
- the output determining device 28 determines, on the basis of the maximum compressed line length Max-L, whether the bitmap image data is to be output to the DRP 10 in the form of raw data or compressed data.
- the selector 30 selects one of raw data and compressed data of the bitmap image data in accordance with a determination result output from the output determining device 28 , and supplies the selected data to the DRP 10 .
- the controller 32 controls the other functional modules within the host system 20 .
- an image processing circuit that requires plural line memory devices to perform processing is reconfigured in the reconfigurable circuit 12 .
- the compression/maximum-compressed-line-length determining device 22 compresses bitmap image data to be processed.
- the run-length compression format for example, is used.
- the run-length compression is lossless compression that does not cause image deterioration. Note that the following control operation in this exemplary embodiment is also applicable to the use of another lossless compression format.
- a first circuit configuration 100 A shown in FIG. 2 includes a filter processing circuit 106 and five line memory devices 102 a through 102 e.
- the filter processing circuit 106 which is an example of an image processing circuit, performs 5 ⁇ 5 pixel two-dimensional filter processing (one of various filter processing operations, e.g., average processing or edge enhancement processing).
- the five line memory devices 102 a through 102 e each retain compressed data of one line (scanning line) of an image contained in one page.
- the line memory devices 102 a through 102 e are First-In First-Out (FIFO) buffer memory devices.
- FIFO First-In First-Out
- the capacities of the line memory devices 102 a through 102 e are equal to each other, and are determined by assuming that compressed data of one line corresponding to a predetermined compression ratio will be contained in each of the line memory devices 102 a through 102 e.
- Compressed data is input into the first line memory device 102 a from the host system 20 .
- the output side of the first line memory device 102 a is connected to a decompression circuit 104 a and to the input side of the second line memory device 102 b.
- the second, third, and fourth line memory devices 102 b, 102 c , and 102 d are connected at their input sides to the output sides of the previous first, second, and third line memory devices 102 a, 102 b, and 102 c, respectively, and at their output sides to decompression circuits 104 b, 104 c, and 104 d , respectively, and to the input sides of the third, fourth, and fifth line memory devices 102 c, 102 d, and 102 e , respectively.
- the output side of the fifth line memory device 102 e is connected to a decompression circuit 104 e .
- the output sides of the decompression circuits 104 a through 104 e are connected to the filter processing circuit 106 with corresponding FIFO memory devices therebetween.
- the FIFO memory devices are small-capacity memory devices used for synchronizing the decompressed image data output from the corresponding decompression circuits 104 a through 104 e in the order of pixels and for supplying the synchronized data to the filter processing circuit 106 .
- the FIFO memory devices are easy to provide synchronization so as to require a much smaller capacity than the amount of image data for one line.
- the filter processing circuit 106 performs filter processing on image data of the five adjacent lines which are sequentially supplied from the corresponding FIFOs, and sequentially outputs the pixel values of the processed image data. The pixel values that are sequentially output from the filter processing circuit 106 are returned to the host system 20 .
- compressed data for one line is not always containable in each of the line memory devices 102 a through 102 e having a predetermined capacity. If the characteristics of original image data are not compatible with the compression format to be used, the amount of compressed data may be even greater than that of the original image data. However, if such extreme cases are taken into consideration, the size of the line memory devices 102 a through 102 e may become too large. Thus, in this exemplary embodiment, in the case that compressed data for one line is not containable in each of the line memory devices 102 a through 102 e, a second circuit configuration 100 B shown in FIG. 3 is provided.
- the filter processing circuit 106 of the second circuit configuration 100 B is the same as that of the first circuit configuration 100 A.
- the second circuit configuration 100 B includes five line memory devices 108 a through 108 e prior to the filter processing circuit 106 .
- Each of the line memory devices 108 a through 108 e has a capacity for storing the amount of bitmap image data for one line.
- the first line memory device 108 a is connected at its input side to the host system 20 and at its output side to the filter processing circuit 106 and to the input side of the second line memory device 108 b.
- the second, third, and fourth line memory devices 108 b, 108 c, and 108 d are connected at their input sides to the output sides of the previous first, second, and third line memory devices 108 a, 108 b, and 108 c , respectively, and at their output sides to the filter processing circuit 106 and to the input sides of the subsequent third, fourth, and fifth line memory devices 108 c , 108 d, and 108 e, respectively.
- the output side of the fifth line memory device 108 e is connected to the filter processing circuit 106 .
- Raw image data is sequentially supplied line by line from the host system 20 to the second circuit configuration 100 B.
- the input image data elements of the individual lines are sequentially transferred from the first line memory device 108 a to the fifth line memory device 108 e, and are also output from the output sides of the corresponding line memory devices 108 a through 108 e to the filter processing circuit 106 while being synchronized with each other. That is, the pixel data elements having the same pixel numbers on the individual lines are simultaneously supplied to the filter processing circuit 106 .
- the filter processing circuit 106 executes filter processing on the image data of the five adjacent lines which are sequentially supplied through the line memory devices 108 a through 108 e, and sequentially returns the pixel values of the processed image data to the host system 20 .
- configuration memory 16 of the DRP 10 At least configuration data representing the first circuit configuration 100 A and configuration data representing the second circuit configuration 100 B are stored.
- the circuit scale (the number of circuit elements used for implementing the circuit configuration) of the first circuit configuration 100 A for processing compressed data is smaller that of the second circuit configuration 100 B for processing raw (non-compressed) data. That is, the capacities of the line memory devices 102 a through 102 e are smaller than the capacities of the line memory devices 108 a through 108 e from which the capacities corresponding to the circuit scale of the decompression circuits 104 a through 104 e and the FIFOs are subtracted.
- the first circuit configuration 100 A is made smaller than the second circuit configuration 100 B by a considerable degree (e.g., several tens of percentage).
- a considerable degree e.g., several tens of percentage.
- lossless compression such as the run-length compression
- there are quite a few types of images for which a large compression ratio can be obtained for example, images constituted by only text or images constituted by text and graphics, such as graphs.
- the circuit scale i.e., the capacities of the line memory devices 102 a through 102 e
- the first circuit configuration 100 A is applicable to considerably many types of images.
- the second circuit configuration 100 B is employed. In this manner, the first circuit configuration 100 A and the second circuit configuration 100 B are selectively employed. With this arrangement, the number of circuit elements used for filter processing when the first circuit configuration 100 A is employed can be reduced to be smaller than that when the second circuit configuration 100 B is employed. Thus, circuit elements which are not used for filter processing can be used for another processing.
- a unit of processing of image data (the amount of image data to be processed one time) is determined in advance. Then, for the predetermined unit of processing, a suitable one of the first circuit configuration 100 A and the second circuit configuration 100 B is selected.
- the unit of processing is, for example, a page, or may be a band obtained by dividing a page.
- the band is an image portion constituted by a predetermined number of continuous lines (scanning lines).
- the unit of processing is a page.
- the technique of this exemplary embodiment is also applicable to the use of a unit of processing other than the page (e.g., the band).
- the compression/maximum-compressed-line-length determining device 22 when selecting the first circuit configuration 100 A or the second circuit configuration 100 B, actually compresses image data of each unit of processing (i.e., each page). Then, if it is certain that the compressed data of all the lines of the unit of processing can be entirely stored in the line memory devices 102 a through 102 e of the first circuit configuration 100 A, the first circuit configuration 100 A is selected. Otherwise, the second circuit configuration 100 B is selected.
- elements of the compressed data obtained by compressing the image data by using the compression/maximum-compressed-line-length determining device 22 for those units of processing are stored in the memory 40 , and when the time has arrived to process the compressed data of one of those units, the corresponding element of compressed data is supplied to the first circuit configuration 100 A of the DRP 10 .
- the compression/maximum-compressed-line-length determining device 22 compresses image data and determines whether the compression ratio is sufficient. An example of such concurrent processing will be discussed below with reference to FIG. 4 .
- the image processing a is processing which does not require line memory devices, e.g., processing without the need to refer to the pixel values of another line, such as color space conversion.
- the image processing b is processing which requires a number of line memory devices equal to the number of plural lines, e.g., two-dimensional filter processing.
- the DRP 10 requires only a single circuit configuration to perform the image processing a. However, the DRP 10 requires two circuit configurations, i.e., the first circuit configuration 100 A and the second circuit configuration 100 B, by switching therebetween to perform the image processing b. In the example shown in FIG. 4 , the page serves as the unit of processing.
- the circuit configuration “configuration-a” for the image processing a is set in the reconfigurable circuit 12 of the DRP 10 .
- image data (“page 1 - a ”) of the first page (“page 1 ”) and image data (“page 2 - a ”) of the second page (“page 2 ”) of a document are processed.
- the DRP 10 causes the compression/maximum-compressed-line-length determining device 22 of the host system 20 to compress the image data of the first page subjected to the image processing a.
- the compressed data obtained by performing this compression processing is stored in the memory 40 .
- the compression/maximum-compressed-line-length determining device 22 also determines, on the basis of the data length of each line of the compressed data obtained by performing this compression processing (hereinafter such a data length is referred to as the “compressed line length”), whether the configuration selector 26 is to select the first circuit configuration 100 A or the second circuit configuration 100 B. In this case, it is assumed that the first circuit configuration 100 A (used for compressed data, shown as “configuration-bA” in FIG. 4 ) is to be employed. After finishing processing “page 2 - a ”, in response to an instruction from the configuration selector 26 , the reconfiguration controller 14 switches the reconfigurable circuit 12 to the “configuration bA”.
- the selector 30 selects compressed data of the first page subjected to the image processing a, and supplies the compressed data to the “configuration-bA” set in the reconfigurable circuit 12 and causes the reconfigurable circuit 12 to process the compressed data (shown as “page 1 - b ” in FIG. 4 ). While the DRP 10 is processing “page 1 - b ”, it causes the compression/maximum-compressed-line-length determining device 22 to compress the second page subjected to the image processing a. On the basis of the compression result, the compression/maximum-compressed-line-length determining device 22 determines whether to employ the first circuit configuration 100 A or the second circuit configuration 100 B.
- the “configuration-bA” is maintained as it is, and the compressed data (shown as “page 2 - b ” in FIG. 4 ) of the second page subjected to the image processing a is processed by using the “configuration-bA”. Thereafter, processing is similarly repeated on every two lines.
- the circuit configuration necessary to perform the image processing b which requires line memory devices is selected during the execution time for performing the image processing a, which does not require line memory devices, on another page, or during the execution time for performing the image processing b on the preceding page.
- FIG. 5 Another example of the concurrent processing is shown in FIG. 5 .
- the compression/maximum-compressed-line-length determining device 22 of the host system 20 first compresses image data of the first page of the document. Then, on the basis of the compressed line length of each line of the compressed image data, the configuration selector 26 selects the first circuit configuration 100 A or the second circuit configuration 100 B for the first page. In the example shown in FIG. 5 , it is determined that the first circuit configuration 100 A (used for compressed data, shown as “configuration-A” in FIG. 5 ) is to be employed.
- the reconfiguration controller 14 of the DRP 10 sets the first circuit configuration 100 A in the reconfigurable circuit 12 . Then, under the control of the output determining device 28 , the selector 30 selects the compressed data so that the compressed data of the first page is supplied to the first circuit configuration 100 A set in the reconfigurable circuit 12 via the selector 30 . While the DRP 10 is performing image processing on the first page in this manner, the host system 20 selects the first circuit configuration 100 A or the second circuit configuration 100 B for the second page. In the example shown in FIG. 5 , the “configuration-A” is selected for the second page.
- the “configuration-A” is maintained in the reconfigurable circuit 12 as it is, and the compressed data of the second page is supplied to the “configuration-A” and is processed.
- the host system 20 selects the second circuit configuration (used for raw data, shown as “configuration-B” in FIG. 5 ) for the processing of the third page.
- the circuit configuration of the reconfigurable circuit 12 is changed to the “configuration-B”.
- the selector 30 selects raw data for the third page, and processes the raw data by using the “configuration-B” set in the reconfigurable circuit 12 .
- image data is compressed and the circuit configuration is determined while the DRP 10 is performing image processing on the page immediately prior to the page for which the circuit configuration is determined.
- the circuit configuration for executing the image processing b for the subject page is determined.
- the circuit configuration of the DRP 10 for dealing with compressed data plural circuit configurations among which the capacities of the line memory devices are different may be provided, and the circuit configuration for which the capacity of the line memory devices corresponds to the amount of compressed data of each page may be selected.
- the plural circuit configurations although the lengths of the line memory devices are different, other configurations, such as the number of line memory devices, and the configurations of the decompression circuits 104 a through 104 e and the filter processing circuit 106 , are the same.
- the circuit configuration for which the line memory devices have the smallest capacity that can store the maximum compressed line length of a subject page determined by the compression/maximum-compressed-line-length determining device 22 is selected. This makes it possible to reduce the number of circuit elements of the reconfigurable circuit 12 used for performing image processing for this subject page and accordingly to increase the number of circuit elements that can be used for another processing.
- FIG. 6 is a flowchart illustrating an example of the overall processing performed by the image data processing apparatus.
- the processing shown in FIG. 6 is image processing using line memory devices (which is referred to as “image processing X” for the sake of convenience).
- step S 10 the controller 32 of the host system 20 sets the value of a variable n representing the page number to be 1 (i.e., the first page number of a document to be subjected to image processing X).
- step S 12 among the data elements of the subject document supplied from a host device to the memory 40 , the controller 32 accesses image data of the n-th page of the document.
- step S 14 the controller 32 causes the compression/maximum-compressed-line-length determining device 22 to process the image data of the n-th page.
- step S 14 compressed data of the n-th page is stored in the memory 40 , and the maximum line length (maximum compressed line length Max-L) of the lines of the compressed data of the n-th page is stored in the Max-L retaining section 24 .
- An example of detailed processing of step S 14 will be discussed later with reference to FIG. 7 .
- step S 16 the output determining device 28 determines whether compressed data or raw data (non-compressed data) of the n-th page is to be output to the DRP 10 .
- An example of detailed processing of step S 16 will be discussed later with reference to FIG. 8 .
- step S 18 It is then determined in step S 18 whether compressed data is to be output. If the result of step S 18 is YES, the controller 32 proceeds to step S 20 to cause the configuration selector 26 to select a circuit configuration used for the processing of the n-th page among the plural first circuit configurations 100 A among which the capacities of the line memory devices are different.
- An example of detailed processing of step S 20 will be discussed later with reference to FIG. 10 .
- step S 18 If it is determined in step S 18 that compressed data is not to be output, i.e., raw data is to be output, the controller 32 proceeds to step S 22 to cause the configuration selector 26 to select the circuit configuration for raw data, i.e., the second circuit configuration 100 B.
- step S 24 the controller 32 causes the configuration selector 26 to instruct the reconfiguration controller 14 of the DRP 10 to change the circuit configuration to the circuit configuration selected in step S 20 or S 22 . If the circuit configuration selected in step S 20 or S 22 has already been set in the reconfigurable circuit 12 , it is not necessary to change the circuit configuration. Then, in step S 26 , the controller 32 switches the selector 30 to compressed data or raw data in accordance with the determination result of step S 16 obtained by the output determining device 28 , and causes the circuit configuration set in the reconfigurable circuit 12 to process the compressed data or the raw data of the n-th page output via the selector 30 . While executing steps S 24 and 26 , the host system 20 may execute steps 12 through S 22 concurrently on the subsequent page.
- step S 28 It is then determined in step S 28 whether there is an unprocessed page. If the result of step S 28 is YES, the controller 32 proceeds to step S 30 to increment the page number n by one, and then returns to step S 12 . If steps S 12 through S 30 are repeated for all the pages of the document, the result of step S 28 is NO, and the processing of FIG. 6 is completed.
- step S 14 shown in FIG. 6 An example of the detailed processing of step S 14 shown in FIG. 6 will be described below with reference to FIG. 7 .
- the run-length compression format is used as the lossless compression processing.
- the processing shown in FIG. 7 is performed for each page of image data.
- step S 102 the compression/maximum-compressed-line-length determining device 22 initializes the maximum compressed line length Max-L which is to be retained in the Max-L retaining section 24 .
- the maximum compressed line length Max-L is initialized to 0.
- step S 104 the compression/maximum-compressed-line-length determining device 22 initializes the variable of the pixel counter PixCtr indicating the subject pixel number in one line (scanning line), the variable of the line length RunLen, and the variable of the compressed line length L-cnt to 0.
- step S 106 the compression/maximum-compressed-line-length determining device 22 inputs data into each of the pixels of a subject page within the memory 40 in the raster scanning order sequentially from the first pixel until the last pixel. It is then determined in step S 106 whether the pixel data has been input for all the pixels. If the result of step S 106 is NO, the process proceeds to step S 108 . In step S 108 , every time data is input into one pixel, the value of the input pixel data is substituted into the variable “current pixel”. Then, it is determined in step S 110 whether the value of the current pixel counter PixCtr is 0.
- step S 112 the process proceeds to step S 112 in which the value of the current pixel is substituted into the variable “previous pixel” (one pixel prior to the “current pixel”).
- the reason for executing step S 112 is to set the previous pixel for the first pixel of each line and is to initialize the previous pixel in the case that the run stops continuing (when the determination result of step S 116 is NO). If it is determined in step S 110 that the value of the current pixel counter PixCtr is not 0, step S 112 is not executed. Then, in step S 114 , the compression/maximum-compressed-line-length determining device 22 increments the value of the pixel counter PixCtr by one.
- step S 116 the compression/maximum-compressed-line-length determining device 22 determines whether the pixel value of the current pixel is equal to that of the previous pixel. If the result of step S 116 is YES, the process proceeds to step S 118 to determine whether the value of the pixel counter PixCtr reaches the line length of the page (i.e., the number of pixels in the main scanning direction of the page). If the result of step S 118 is NO, the process proceeds to steps S 120 to increment the run length RunLen by one. The process then returns to step S 106 to extract the subsequent pixel from the memory 40 . In this case, since the run length RunLen is initialized to 0 in step S 104 , the result of step S 110 is YES, and, in step S 112 , the value of the previous pixel is initialized to the value of the current pixel.
- step S 122 the code representing the run (run length code) is determined from a combination of the value of the current run length RunLen and the data value of the previous pixel. The determined run length code is added to the end of the compressed data of the subject page stored in the memory 40 .
- step S 124 the compression/maximum-compressed-line-length determining device 22 initializes the value of the run length RunLen to 0, and adds the code length of the run length code determined in step S 122 to the compressed line length L-cnt. The process returns to step S 106 to extract the value of the subsequent pixel from the memory 40 . In this case, since the run length RunLen is not 0 after being incremented in step S 120 , the result of step S 110 is NO, and step S 112 is skipped.
- step S 116 the compression/maximum-compressed-line-length determining device 22 determines the run length code representing that run from the value of the current run length RunLen and the data value of the previous pixel.
- step S 128 the code length of the run length code determined in step S 126 is added to the compressed line length L-cnt, and in step S 130 , the resulting total value is compared with the current maximum compressed line length Max-L retained in the Max-L retaining section 24 . If it is determined in step S 130 that the resulting total value is greater than the current Max-L, the process proceeds to step S 132 . In step S 132 , the total value is substituted into the current Max-L. If the resulting total value is not greater than the current Max-L, the value of Max-L is not updated. Then, the process returns to step S 104 , and the processing on the subsequent line is performed.
- step S 134 the compression./maximum-compressed-line-length determining device 22 outputs the value of the maximum compressed line length Max-L retained in the Max-L retaining section 24 to the controller 32 such that the maximum compressed line length Max-L is associated with the page number of the page.
- the controller 32 supplies the value of the maximum compressed line length Max-L to the configuration selector 26 and to the output determining device 28 .
- step S 16 An example of the detailed processing in step S 16 shown in FIG. 6 performed by the output determining device 28 will be described below with reference to FIG. 8 .
- the output determining device 28 determines whether the maximum compressed line length Max-L of the page supplied from the controller 32 is greater than the maximum value of the line memory lengths (maximum line memory length) of plural circuit configurations provided in the image data processing apparatus.
- N circuit configurations having different line memory lengths are provided in the image data processing apparatus of this exemplary embodiment.
- the line memory length is greater.
- the circuit configuration having the configuration number 1 has the largest circuit scale.
- the maximum line memory length is the line memory length Config-Line(1) of the configuration number 1.
- the maximum compressed line length Max-L is compared with the line memory length Config-Line(1).
- step S 142 If Max-L is found to be greater than the maximum line memory length, i.e., if the result of step S 142 is YES, the process proceeds to step S 144 to determine that raw data is to be output to the DRP 10 . If Max-L is found to be equal to or smaller than the maximum line memory length, i.e., if the result of step S 142 is NO, the process proceeds to step S 146 to determine that compressed data is to be output to the DRP 10 .
- the output determining device 28 retains a determination result for each page determined in the processing of FIG. 8 in a FIFO memory (not shown). Every time an instruction to output a new page is given from the controller 32 , the output determining device 28 extracts the determination result at the head of the FIFO memory and switches the selector 30 in accordance with the determination result. Every time the controller 32 receives a signal indicating that image processing has finished for one page from the DRP 10 , it instructs the output determining device 28 to output a new page.
- step S 152 the configuration selector 26 initializes the configuration number n for identifying the circuit configuration to 1.
- the configuration selector 26 also initializes the minimum value Min ⁇ E of the subtraction results ⁇ E obtained by subtracting the maximum compressed line length Max-L from the line memory length Config-Line(n) of the n-th circuit configuration.
- the configuration selector 26 initializes the minimum value Min ⁇ E to a predetermined large constant (shown as “High” in FIG.
- step S 154 the configuration selector 26 calculates subtraction result ⁇ E, and determines in step S 156 whether ⁇ E is smaller than 0.
- the processing shown in FIG. 10 is executed only when it is determined in step S 16 (processing shown in FIG. 8 ) that Max-L is equal to or smaller than the maximum line memory length (i.e., smaller than the line memory length of the configuration number 1). Accordingly, when the configuration number n is 1, ⁇ E determined in step S 154 is always positive, and thus, the result of step S 156 is NO.
- step S 158 determines in step S 158 whether ⁇ E is smaller than Min ⁇ E. If the result of step S 158 is YES, the process proceeds to step S 160 in which ⁇ E is substituted into Min ⁇ E and the current configuration number n is substituted into the variable Min-n.
- the variable Min-n is a variable for retaining the optimum circuit configuration number for the subject page (i.e., the circuit configuration having the minimum line memory length among the circuit configurations whose line lengths are equal to or greater than the maximum compressed line length).
- step S 160 the process proceeds to step S 162 in which the value of the configuration number n is incremented by one, i.e., the circuit configuration whose line length is one step smaller than that of the current circuit configuration is to be processed. The process then returns to step S 154 .
- steps S 154 through S 162 are repeated until the determination result of step S 156 is YES (i.e., ⁇ E is smaller than 0). If the result of step S 156 is YES, the process proceeds to step S 164 in which the variable Min-n is set to be the identification number of the optimum circuit configuration for the subject page.
- the configuration selector 26 retains the identification number of the optimum circuit configuration for each page determined in the processing of FIG. 10 in a FIFO memory (not shown). Every time an instruction to reconfigure the circuit for a new page is given from the controller 32 , the configuration selector 26 extracts the identification number at the head of the FIFO memory and instructs the reconfiguration controller 14 to switch the circuit configuration to the circuit configuration having the identification number. Every time the controller 32 receives a signal indicating that image processing has finished for one page from the DRP 10 , it instructs the configuration selector 26 to reconfigure the circuit for a new page.
- the host system 20 of the image data processing apparatus of the above-described exemplary embodiment is implemented by causing, for example, a general-purpose computer, to execute a program describing the processing contents of the above-described individual functional modules of the host system 20 .
- the computer has a hardware circuit configuration in which a microprocessor, such as a central processing unit (CPU), memory devices (primary storage devices), such as a RAM and a read only memory (ROM), an hard disk drive (HDD) controller for controlling an HDD, various input/output (I/O) interfaces, a network interface for controlling the connection with a network, such as a local area network, are connected to one another via a bus.
- a microprocessor such as a central processing unit (CPU), memory devices (primary storage devices), such as a RAM and a read only memory (ROM), an hard disk drive (HDD) controller for controlling an HDD, various input/output (I/O) interfaces, a network interface for controlling the connection with a network, such as
- a disk drive for reading and/or writing data from and/or into portable disk recording media, such as a compact disc (CD) or a digital versatile disk (DVD), or a memory reader/writer for reading and/or writing data from and/or into various portable non-volatile recording media, such as a flash memory, may be connected to the bus via, for example, an I/O interface.
- the program describing the processing contents of the above-described functional modules is stored in a fixed storage device, such as an HDD, through the use of a recording medium, such as a CD or a DVD, or a communication medium, such as a network, and is then installed in the computer.
- the program stored in the fixed storage device is read to the RAM and is executed by the microprocessor, such as a CPU, thereby implementing the above-described functional modules.
- the microprocessor such as a CPU
- Some or all of the functional modules may be constituted by a hardware circuit, such as a dedicated large scale integration (LSI), an application specific integrated circuit (ASIC), or a field programmable gate array (FPGA).
- LSI dedicated large scale integration
- ASIC application specific integrated circuit
- FPGA field programmable gate array
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression Of Band Width Or Redundancy In Fax (AREA)
- Record Information Processing For Printing (AREA)
- Facsimiles In General (AREA)
- Storing Facsimile Image Data (AREA)
Abstract
Description
- This application is based on and claims priority under 35 USC 119 from Japanese Patent Application No. 2011-096942 filed Apr. 25, 2011.
- (i) Technical Field
- The present invention relates to image data processing apparatuses, image data processing methods, and computer readable media.
- (ii) Related Art
- In an image processing apparatus, such as a digital copying machine, a digital multifunction device (including functions of a scanner, a printer, a copying machine, etc.), image data is generated by performing line-sequential reading scanning, and image processing, such as color space conversion and various filter processing operations, is performed on the image data in the order in which elements of the image data are generated. In two-dimensional filter processing using a digital filter of, for example, N×N pixels (N is an integer of two or greater), image data representing the previous line is stored in each of line memory devices, the number of line memory devices corresponding to, for example, (N−1) lines. Then, the image data of each of those line memory devices is read in synchronization with the image data of a line which is being read, and such image data is supplied to a filter circuit. With this configuration, as the reading resolution becomes higher, the capacity necessary for the line memory devices is also increased.
- According to an aspect of the invention, there is provided an image data processing apparatus including: a lossless compression device that performs lossless compression for each line of image data; a configuration controller that performs control so that a first configuration and a second configuration are selectively set in a reconfigurable circuit, the first configuration including a first line memory set for retaining therein compressed image data obtained by performing lossless compression by using the lossless compression device and a decompression circuit set for decompressing the compressed image data, the second configuration including a second line memory set for retaining therein the image data in the form of non-compressed image data, a capacity of the first line memory set being determined so that a circuit scale of the first configuration is equal to or smaller than a circuit scale of the second configuration; a maximum size determining device that causes the lossless compression device to compress each of the lines of a unit of processing of the image data and that determines a maximum size among data sizes of the lines of the compressed image data; and an output controller that performs control so that, when the maximum size determined by the maximum size determining device is equal to or smaller than a predetermined threshold which corresponds to the capacity of the first line memory set, the output controller instructs the configuration controller to set the first configuration in the reconfigurable circuit and also outputs the compressed image data obtained by the lossless compression device to an image processing circuit via the first line memory set, and so that, when the maximum size determined by the maximum size determining device is greater than the predetermined threshold, the output controller instructs the configuration controller to set the second configuration in the reconfigurable circuit and also outputs the non-compressed image data to the image processing circuit via the second line memory set.
- Exemplary embodiment(s) of the present invention will be described in detail based on the following figures, wherein:
-
FIG. 1 is a block diagram illustrating an example of the configuration of an image data processing apparatus according to an exemplary embodiment; -
FIG. 2 illustrates an example of a circuit configuration used for compressed data and including a number of line memory devices for plural lines of compressed data; -
FIG. 3 illustrates an example of a circuit configuration used for raw data and including a number of line memory devices for plural lines of raw data; -
FIG. 4 illustrates an example of concurrent processing of image compression and circuit configuration determination and another processing; -
FIG. 5 illustrates another example of concurrent processing image compression and circuit configuration determination and another processing; -
FIG. 6 is a flowchart illustrating an example of overall processing performed by the image data processing apparatus of an exemplary embodiment; -
FIG. 7 is a flowchart illustrating an example of compression/maximum-compressed-line-length determining processing; -
FIG. 8 is a flowchart illustrating an example of output determining processing; -
FIG. 9 illustrates an example of the data content of a database in which information concerning plural circuit configurations having different line memory lengths is stored; and -
FIG. 10 is a flowchart illustrating an example of line memory length selection processing. - An example of the functional configuration of an image data processing apparatus according to an exemplary embodiment will be hereinafter described with reference to the drawings. The image data processing apparatus shown in
FIG. 1 is built in or connected to, for example, a host device, and performs image processing on bitmap image data supplied from the host device. The host device may be an image processing apparatus, such as a printer, a scanner, a fax machine, a digital copying machine, or a digital multifunction device, or may be a general-purpose computer. - The image data processing apparatus shown in
FIG. 1 includes a dynamic reconfigurable processor (DRP) 10, ahost system 20, and amemory 40. - The
DRP 10 is a processor in which the configuration of the internal logic circuit is dynamically (e.g., during one clock) changeable (reconfigurable). An example of theDRP 10 is a DAP/DNA architecture processor disclosed in Japanese Unexamined Patent Application Publication No. 2009-3765. However, theDRP 10 is not restricted to this processor. TheDRP 10 includes areconfigurable circuit 12, areconfiguration controller 14, and aconfiguration memory 16. - The
reconfigurable circuit 12 includes many logic circuit elements, and the function parameters of the individual logic circuit elements and the configuration in which the logic circuit elements are connected to one another are dynamically changeable. As thereconfigurable circuit 12, a variety of existing or to-be-developed circuits, for example, the DNA disclosed in Japanese Unexamined Patent Application Publication No. 2009-3765, may be used. The DNA is an array including many logic circuit elements, which are called “processor elements” (PEs), and the configuration in which the PEs are connected to one another is reconfigurable at high speed (e.g., during one clock) in accordance with configuration data. - The
reconfiguration controller 14 controls the configuration in which the logic circuit elements of thereconfigurable circuit 12 are connected to one another so as to reconfigure a data processing circuit in thereconfigurable circuit 12. In response to an instruction from thehost system 20, thereconfiguration controller 14 also supplies input data received from thehost system 20 to the data processing circuit reconfigured in thereconfigurable circuit 12 or returns output data from the data processing circuit to thehost system 20. If the DAP/DNA architecture disclosed in Japanese Unexamined Patent Application Publication No. 2009-3765 is applied to this exemplary embodiment, thereconfiguration controller 14 is implemented by executing a control program by using a general-purpose processor core, which is called a DAP. This is, however, merely an example. - The data processing circuit is reconfigured in the
reconfigurable circuit 12 in accordance with configuration data stored in theconfiguration memory 16. In theconfiguration memory 16, plural elements of configuration data are stored. TheDRP 10 has a function of adding new configuration data to theconfiguration memory 16 or of erasing configuration data stored in theconfiguration memory 16 in response to an instruction from thehost system 20. - The
host system 20 is a control system that causes theDRP 10 to perform image processing. Thehost system 20 receives bitmap image data from, for example, a host device, such as a digital multifunction device, and stores the received bitmap image data in thememory 40. Thehost system 20 then causes theDRP 10 to process the stored image data. Thehost system 20 may be realized by implementing allfunctional modules 22 through 30, which will be discussed later, within thehost system 20 by using a hardware circuit or by using software. Alternatively, some of thefunctional modules 22 through 30 may be implemented by using a hardware circuit and the rest of thefunctional modules 22 through 30 may be implemented by using software. If some or all of thefunctional modules 22 through 30 are implemented by using software, the corresponding software program may be executed by using (a) a processor within theDRP 10, (b) a processor mounted on the same substrate as that on which theDRP 10 is mounted, or (c) a processor of a host device, such as a digital multifunction device. Alternatively, two or more of those processors may execute the software program in a distributed manner. If the processor (a) is used, theDRP 10 itself serves as the image data processing apparatus of this exemplary embodiment. If the processor (b) is used, the substrate on which theDRP 10 and the processor are mounted serves as the image data processing apparatus of this exemplary embodiment. If the processor (c) is used, a combination of theDRP 10 and the processor of a host device serve as the image data processing apparatus of this exemplary embodiment. Thememory 40 is a fast readable/writable storage device, such as a random access memory (RAM), and may be a memory built in theDRP 10 or a memory mounted on the same subject as that on which theDRP 10 is mounted. Alternatively, thememory 40 may be a memory of a host device, such as a digital multifunction device. - The
host system 20 includes functional modules, such as a compression/maximum-compressed-line-length determining device 22, aconfiguration selector 26, anoutput determining device 28, aselector 30, and acontroller 32. - The compression/maximum-compressed-line-
length determining device 22 compresses each line (scanning line) of bitmap image data to be processed, and also determines the maximum compressed line length MAX-L of the line lengths of the compressed data (details will be given later). The compression/maximum-compressed-line-length determining device 22 includes a MAX-L retaining section 24, which is a storage area for retaining the maximum compressed line length Max-L. Theconfiguration selector 26 selects the circuit configuration (reconfiguration), which will be discussed later, used for thereconfigurable circuit 12 on the basis of the maximum compressed line length Max-L determined by the compression/maximum-compressed-line-length determining device 22. Theoutput determining device 28 determines, on the basis of the maximum compressed line length Max-L, whether the bitmap image data is to be output to theDRP 10 in the form of raw data or compressed data. Theselector 30 selects one of raw data and compressed data of the bitmap image data in accordance with a determination result output from theoutput determining device 28, and supplies the selected data to theDRP 10. Thecontroller 32 controls the other functional modules within thehost system 20. - In the image data processing apparatus of this exemplary embodiment, an image processing circuit that requires plural line memory devices to perform processing, such as two-dimensional filter processing, is reconfigured in the
reconfigurable circuit 12. In order to decrease the circuit scale of a line memory group which is reconfigured in theDRP 10, the compression/maximum-compressed-line-length determining device 22 compresses bitmap image data to be processed. As the compression format used by the compression/maximum-compressed-line-length determining device 22, the run-length compression format, for example, is used. The run-length compression is lossless compression that does not cause image deterioration. Note that the following control operation in this exemplary embodiment is also applicable to the use of another lossless compression format. If lossless compressed image data is input into line memory devices in this manner, the provision of circuits for decompressing the image data before the image data is input into an image processing circuit is necessary. An example of the circuit configuration set in thereconfigurable circuit 12 when compressed image data is received and processed is shown inFIG. 2 . - A
first circuit configuration 100A shown inFIG. 2 includes afilter processing circuit 106 and fiveline memory devices 102 a through 102 e. Thefilter processing circuit 106, which is an example of an image processing circuit, performs 5×5 pixel two-dimensional filter processing (one of various filter processing operations, e.g., average processing or edge enhancement processing). The fiveline memory devices 102 a through 102 e each retain compressed data of one line (scanning line) of an image contained in one page. Theline memory devices 102 a through 102 e are First-In First-Out (FIFO) buffer memory devices. The capacities of theline memory devices 102 a through 102 e are equal to each other, and are determined by assuming that compressed data of one line corresponding to a predetermined compression ratio will be contained in each of theline memory devices 102 a through 102 e. Compressed data is input into the firstline memory device 102 a from thehost system 20. The output side of the firstline memory device 102 a is connected to adecompression circuit 104 a and to the input side of the secondline memory device 102 b. Similarly, the second, third, and fourthline memory devices line memory devices decompression circuits line memory devices line memory device 102 e is connected to adecompression circuit 104 e. Accordingly, with this circuit configuration, when compressed data is input from thehost system 20 to theDRP 10, it is first input into the firstline memory device 102 a and is sequentially transferred to the second, third, fourth, and fifthline memory devices line memory devices 102 a through 102 e, five sequential lines of the compressed data are retained in the fiveline memory devices 102 a through 102 e. - The output sides of the
decompression circuits 104 a through 104 e are connected to thefilter processing circuit 106 with corresponding FIFO memory devices therebetween. The FIFO memory devices are small-capacity memory devices used for synchronizing the decompressed image data output from the correspondingdecompression circuits 104 a through 104 e in the order of pixels and for supplying the synchronized data to thefilter processing circuit 106. The FIFO memory devices are easy to provide synchronization so as to require a much smaller capacity than the amount of image data for one line. Thefilter processing circuit 106 performs filter processing on image data of the five adjacent lines which are sequentially supplied from the corresponding FIFOs, and sequentially outputs the pixel values of the processed image data. The pixel values that are sequentially output from thefilter processing circuit 106 are returned to thehost system 20. - In order to correctly perform filter processing, it is necessary that compressed data for one line (scanning line) be stored in each of the
line memory devices 102 a through 102 e of thefirst circuit configuration 100A. However, since the compression ratio varies in accordance with the characteristics of image data to be compressed, compressed data for one line is not always containable in each of theline memory devices 102 a through 102 e having a predetermined capacity. If the characteristics of original image data are not compatible with the compression format to be used, the amount of compressed data may be even greater than that of the original image data. However, if such extreme cases are taken into consideration, the size of theline memory devices 102 a through 102 e may become too large. Thus, in this exemplary embodiment, in the case that compressed data for one line is not containable in each of theline memory devices 102 a through 102 e, asecond circuit configuration 100B shown inFIG. 3 is provided. - The
filter processing circuit 106 of thesecond circuit configuration 100B is the same as that of thefirst circuit configuration 100A. Thesecond circuit configuration 100B includes fiveline memory devices 108 a through 108 e prior to thefilter processing circuit 106. Each of theline memory devices 108 a through 108 e has a capacity for storing the amount of bitmap image data for one line. The firstline memory device 108 a is connected at its input side to thehost system 20 and at its output side to thefilter processing circuit 106 and to the input side of the secondline memory device 108 b. The second, third, and fourthline memory devices line memory devices filter processing circuit 106 and to the input sides of the subsequent third, fourth, and fifthline memory devices line memory device 108 e is connected to thefilter processing circuit 106. - Raw image data is sequentially supplied line by line from the
host system 20 to thesecond circuit configuration 100B. The input image data elements of the individual lines are sequentially transferred from the firstline memory device 108 a to the fifthline memory device 108 e, and are also output from the output sides of the correspondingline memory devices 108 a through 108 e to thefilter processing circuit 106 while being synchronized with each other. That is, the pixel data elements having the same pixel numbers on the individual lines are simultaneously supplied to thefilter processing circuit 106. Thefilter processing circuit 106 executes filter processing on the image data of the five adjacent lines which are sequentially supplied through theline memory devices 108 a through 108 e, and sequentially returns the pixel values of the processed image data to thehost system 20. - In the
configuration memory 16 of theDRP 10, at least configuration data representing thefirst circuit configuration 100A and configuration data representing thesecond circuit configuration 100B are stored. - The circuit scale (the number of circuit elements used for implementing the circuit configuration) of the
first circuit configuration 100A for processing compressed data is smaller that of thesecond circuit configuration 100B for processing raw (non-compressed) data. That is, the capacities of theline memory devices 102 a through 102 e are smaller than the capacities of theline memory devices 108 a through 108 e from which the capacities corresponding to the circuit scale of thedecompression circuits 104 a through 104 e and the FIFOs are subtracted. - Practically, in order to effectively reduce the circuit scale for the line memory devices, the
first circuit configuration 100A is made smaller than thesecond circuit configuration 100B by a considerable degree (e.g., several tens of percentage). For example, even when performing lossless compression, such as the run-length compression, there are quite a few types of images for which a large compression ratio can be obtained, for example, images constituted by only text or images constituted by text and graphics, such as graphs. Practically, therefore, even if the circuit scale (i.e., the capacities of theline memory devices 102 a through 102 e) of thefirst circuit configuration 100A is considerably reduced, thefirst circuit configuration 100A is applicable to considerably many types of images. Then, only in exceptional cases where compressed data for one line is not containable in each of theline memory devices 102 a through 102 e, thesecond circuit configuration 100B is employed. In this manner, thefirst circuit configuration 100A and thesecond circuit configuration 100B are selectively employed. With this arrangement, the number of circuit elements used for filter processing when thefirst circuit configuration 100A is employed can be reduced to be smaller than that when thesecond circuit configuration 100B is employed. Thus, circuit elements which are not used for filter processing can be used for another processing. - In this exemplary embodiment, a unit of processing of image data (the amount of image data to be processed one time) is determined in advance. Then, for the predetermined unit of processing, a suitable one of the
first circuit configuration 100A and thesecond circuit configuration 100B is selected. The unit of processing is, for example, a page, or may be a band obtained by dividing a page. The band is an image portion constituted by a predetermined number of continuous lines (scanning lines). In the following description, the unit of processing is a page. However, the technique of this exemplary embodiment is also applicable to the use of a unit of processing other than the page (e.g., the band). - In this exemplary embodiment, when selecting the
first circuit configuration 100A or thesecond circuit configuration 100B, the compression/maximum-compressed-line-length determining device 22 actually compresses image data of each unit of processing (i.e., each page). Then, if it is certain that the compressed data of all the lines of the unit of processing can be entirely stored in theline memory devices 102 a through 102 e of thefirst circuit configuration 100A, thefirst circuit configuration 100A is selected. Otherwise, thesecond circuit configuration 100B is selected. Additionally, at least concerning the units of processing (pages) for which thefirst circuit configuration 100A is selected, elements of the compressed data obtained by compressing the image data by using the compression/maximum-compressed-line-length determining device 22 for those units of processing are stored in thememory 40, and when the time has arrived to process the compressed data of one of those units, the corresponding element of compressed data is supplied to thefirst circuit configuration 100A of theDRP 10. - In this manner, in order to actually compress image data to determine whether the compression ratio is sufficient, it is necessary to compress the image data before performing image processing on the image data by using the
DRP 10. As one of the measures to reduce the time necessary for such compression processing, while theDRP 10 is executing another processing, the compression/maximum-compressed-line-length determining device 22 compresses image data and determines whether the compression ratio is sufficient. An example of such concurrent processing will be discussed below with reference toFIG. 4 . - In the example shown in
FIG. 4 , it is assumed that two types of image processing operations, i.e., image processing a and image processing b, are performed on image data by using theDRP 10. The image processing a is processing which does not require line memory devices, e.g., processing without the need to refer to the pixel values of another line, such as color space conversion. The image processing b is processing which requires a number of line memory devices equal to the number of plural lines, e.g., two-dimensional filter processing. TheDRP 10 requires only a single circuit configuration to perform the image processing a. However, theDRP 10 requires two circuit configurations, i.e., thefirst circuit configuration 100A and thesecond circuit configuration 100B, by switching therebetween to perform the image processing b. In the example shown inFIG. 4 , the page serves as the unit of processing. - In the example shown in
FIG. 4 , the circuit configuration “configuration-a” for the image processing a is set in thereconfigurable circuit 12 of theDRP 10. By using the “configuration-a”, image data (“page 1-a”) of the first page (“page 1”) and image data (“page 2-a”) of the second page (“page 2”) of a document are processed. Then, while executing the image processing a on the second page, theDRP 10 causes the compression/maximum-compressed-line-length determining device 22 of thehost system 20 to compress the image data of the first page subjected to the image processing a. The compressed data obtained by performing this compression processing is stored in thememory 40. The compression/maximum-compressed-line-length determining device 22 also determines, on the basis of the data length of each line of the compressed data obtained by performing this compression processing (hereinafter such a data length is referred to as the “compressed line length”), whether theconfiguration selector 26 is to select thefirst circuit configuration 100A or thesecond circuit configuration 100B. In this case, it is assumed that thefirst circuit configuration 100A (used for compressed data, shown as “configuration-bA” inFIG. 4 ) is to be employed. After finishing processing “page 2-a”, in response to an instruction from theconfiguration selector 26, thereconfiguration controller 14 switches thereconfigurable circuit 12 to the “configuration bA”. Then, under the control of theoutput determining device 28, theselector 30 selects compressed data of the first page subjected to the image processing a, and supplies the compressed data to the “configuration-bA” set in thereconfigurable circuit 12 and causes thereconfigurable circuit 12 to process the compressed data (shown as “page 1-b” inFIG. 4 ). While theDRP 10 is processing “page 1-b”, it causes the compression/maximum-compressed-line-length determining device 22 to compress the second page subjected to the image processing a. On the basis of the compression result, the compression/maximum-compressed-line-length determining device 22 determines whether to employ thefirst circuit configuration 100A or thesecond circuit configuration 100B. If it is determined that thefirst circuit configuration 100A is to be employed, after performing processing on “page 1-b”, the “configuration-bA” is maintained as it is, and the compressed data (shown as “page 2-b” inFIG. 4 ) of the second page subjected to the image processing a is processed by using the “configuration-bA”. Thereafter, processing is similarly repeated on every two lines. With this processing, the circuit configuration necessary to perform the image processing b which requires line memory devices is selected during the execution time for performing the image processing a, which does not require line memory devices, on another page, or during the execution time for performing the image processing b on the preceding page. - Another example of the concurrent processing is shown in
FIG. 5 . In this example, only single image processing using line memory devices is performed on a document including plural pages. In this example, the compression/maximum-compressed-line-length determining device 22 of thehost system 20 first compresses image data of the first page of the document. Then, on the basis of the compressed line length of each line of the compressed image data, theconfiguration selector 26 selects thefirst circuit configuration 100A or thesecond circuit configuration 100B for the first page. In the example shown inFIG. 5 , it is determined that thefirst circuit configuration 100A (used for compressed data, shown as “configuration-A” inFIG. 5 ) is to be employed. After this determination, in response to an instruction from theconfiguration selector 26, thereconfiguration controller 14 of theDRP 10 sets thefirst circuit configuration 100A in thereconfigurable circuit 12. Then, under the control of theoutput determining device 28, theselector 30 selects the compressed data so that the compressed data of the first page is supplied to thefirst circuit configuration 100A set in thereconfigurable circuit 12 via theselector 30. While theDRP 10 is performing image processing on the first page in this manner, thehost system 20 selects thefirst circuit configuration 100A or thesecond circuit configuration 100B for the second page. In the example shown inFIG. 5 , the “configuration-A” is selected for the second page. Accordingly, after completing the image processing for the first page, the “configuration-A” is maintained in thereconfigurable circuit 12 as it is, and the compressed data of the second page is supplied to the “configuration-A” and is processed. Then, while theDRP 10 is performing image processing on the second page, thehost system 20 selects the second circuit configuration (used for raw data, shown as “configuration-B” inFIG. 5 ) for the processing of the third page. Then, after completing the image processing for the second page, the circuit configuration of thereconfigurable circuit 12 is changed to the “configuration-B”. Theselector 30 then selects raw data for the third page, and processes the raw data by using the “configuration-B” set in thereconfigurable circuit 12. As described above, in the example shown inFIG. 5 , concerning the second and subsequent pages of the document, image data is compressed and the circuit configuration is determined while theDRP 10 is performing image processing on the page immediately prior to the page for which the circuit configuration is determined. - As is seen from the example shown in
FIG. 4 , when circuits for performing plural different types of image processing operations are sequentially reconfigured in theDRP 10, if the image processing a, which does not require line memory devices, is performed immediately before the image processing b, which requires line memory devices, the following concurrent processing is performed. After executing the image processing a for a subject page, while executing the image processing a for the page subsequent to the subject page, the circuit configuration for executing the image processing b for the subject page is determined. - As is seen from the examples shown in
FIGS. 4 and 5 , while the image processing b, which requires line memory devices, is being executed for the page prior to a subject page, the circuit configuration for executing the image processing b for the subject page is determined. - In this exemplary embodiment, as the circuit configuration of the
DRP 10 for dealing with compressed data, plural circuit configurations among which the capacities of the line memory devices are different may be provided, and the circuit configuration for which the capacity of the line memory devices corresponds to the amount of compressed data of each page may be selected. Among the plural circuit configurations, although the lengths of the line memory devices are different, other configurations, such as the number of line memory devices, and the configurations of thedecompression circuits 104 a through 104 e and thefilter processing circuit 106, are the same. In this example, among the provided plural circuit configurations, the circuit configuration for which the line memory devices have the smallest capacity that can store the maximum compressed line length of a subject page determined by the compression/maximum-compressed-line-length determining device 22 is selected. This makes it possible to reduce the number of circuit elements of thereconfigurable circuit 12 used for performing image processing for this subject page and accordingly to increase the number of circuit elements that can be used for another processing. - A description will now be given of an example of processing performed by the image data processing apparatus of this exemplary embodiment.
FIG. 6 is a flowchart illustrating an example of the overall processing performed by the image data processing apparatus. The processing shown inFIG. 6 is image processing using line memory devices (which is referred to as “image processing X” for the sake of convenience). - In the processing shown in
FIG. 6 , in step S10, thecontroller 32 of thehost system 20 sets the value of a variable n representing the page number to be 1 (i.e., the first page number of a document to be subjected to image processing X). In step S12, among the data elements of the subject document supplied from a host device to thememory 40, thecontroller 32 accesses image data of the n-th page of the document. In step S14, thecontroller 32 causes the compression/maximum-compressed-line-length determining device 22 to process the image data of the n-th page. As a result of step S14, compressed data of the n-th page is stored in thememory 40, and the maximum line length (maximum compressed line length Max-L) of the lines of the compressed data of the n-th page is stored in the Max-L retaining section 24. An example of detailed processing of step S14 will be discussed later with reference toFIG. 7 . - After step S14, in step S16, the
output determining device 28 determines whether compressed data or raw data (non-compressed data) of the n-th page is to be output to theDRP 10. An example of detailed processing of step S16 will be discussed later with reference toFIG. 8 . It is then determined in step S18 whether compressed data is to be output. If the result of step S18 is YES, thecontroller 32 proceeds to step S20 to cause theconfiguration selector 26 to select a circuit configuration used for the processing of the n-th page among the pluralfirst circuit configurations 100A among which the capacities of the line memory devices are different. An example of detailed processing of step S20 will be discussed later with reference toFIG. 10 . If it is determined in step S18 that compressed data is not to be output, i.e., raw data is to be output, thecontroller 32 proceeds to step S22 to cause theconfiguration selector 26 to select the circuit configuration for raw data, i.e., thesecond circuit configuration 100B. - Then, when the time has arrived for the image processing X to be performed for the n-th page, in step S24, the
controller 32 causes theconfiguration selector 26 to instruct thereconfiguration controller 14 of theDRP 10 to change the circuit configuration to the circuit configuration selected in step S20 or S22. If the circuit configuration selected in step S20 or S22 has already been set in thereconfigurable circuit 12, it is not necessary to change the circuit configuration. Then, in step S26, thecontroller 32 switches theselector 30 to compressed data or raw data in accordance with the determination result of step S16 obtained by theoutput determining device 28, and causes the circuit configuration set in thereconfigurable circuit 12 to process the compressed data or the raw data of the n-th page output via theselector 30. While executing steps S24 and 26, thehost system 20 may executesteps 12 through S22 concurrently on the subsequent page. - It is then determined in step S28 whether there is an unprocessed page. If the result of step S28 is YES, the
controller 32 proceeds to step S30 to increment the page number n by one, and then returns to step S12. If steps S12 through S30 are repeated for all the pages of the document, the result of step S28 is NO, and the processing ofFIG. 6 is completed. - An example of the detailed processing of step S14 shown in
FIG. 6 will be described below with reference toFIG. 7 . In the processing shown inFIG. 7 , the run-length compression format is used as the lossless compression processing. The processing shown inFIG. 7 is performed for each page of image data. - In the processing shown in
FIG. 7 , in step S102, the compression/maximum-compressed-line-length determining device 22 initializes the maximum compressed line length Max-L which is to be retained in the Max-L retaining section 24. In this example, the maximum compressed line length Max-L is initialized to 0. Then, in step S104, the compression/maximum-compressed-line-length determining device 22 initializes the variable of the pixel counter PixCtr indicating the subject pixel number in one line (scanning line), the variable of the line length RunLen, and the variable of the compressed line length L-cnt to 0. Then, the compression/maximum-compressed-line-length determining device 22 inputs data into each of the pixels of a subject page within thememory 40 in the raster scanning order sequentially from the first pixel until the last pixel. It is then determined in step S106 whether the pixel data has been input for all the pixels. If the result of step S106 is NO, the process proceeds to step S108. In step S108, every time data is input into one pixel, the value of the input pixel data is substituted into the variable “current pixel”. Then, it is determined in step S110 whether the value of the current pixel counter PixCtr is 0. If the pixel counter PixCtr indicates 0, the process proceeds to step S112 in which the value of the current pixel is substituted into the variable “previous pixel” (one pixel prior to the “current pixel”). The reason for executing step S112 is to set the previous pixel for the first pixel of each line and is to initialize the previous pixel in the case that the run stops continuing (when the determination result of step S116 is NO). If it is determined in step S110 that the value of the current pixel counter PixCtr is not 0, step S112 is not executed. Then, in step S114, the compression/maximum-compressed-line-length determining device 22 increments the value of the pixel counter PixCtr by one. - Then, in step S116, the compression/maximum-compressed-line-
length determining device 22 determines whether the pixel value of the current pixel is equal to that of the previous pixel. If the result of step S116 is YES, the process proceeds to step S118 to determine whether the value of the pixel counter PixCtr reaches the line length of the page (i.e., the number of pixels in the main scanning direction of the page). If the result of step S118 is NO, the process proceeds to steps S120 to increment the run length RunLen by one. The process then returns to step S106 to extract the subsequent pixel from thememory 40. In this case, since the run length RunLen is initialized to 0 in step S104, the result of step S110 is YES, and, in step S112, the value of the previous pixel is initialized to the value of the current pixel. - While the run continues, i.e., the pixels having the same value continue, the run length RunLen continues to be incremented in steps S116 through S120. Then, when the run stops continuing, i.e., if it is determined in step S116 that the value of the current pixel is different from that of the previous pixel, the process proceeds to step S122. In step S122, the code representing the run (run length code) is determined from a combination of the value of the current run length RunLen and the data value of the previous pixel. The determined run length code is added to the end of the compressed data of the subject page stored in the
memory 40. Then, in step S124, the compression/maximum-compressed-line-length determining device 22 initializes the value of the run length RunLen to 0, and adds the code length of the run length code determined in step S122 to the compressed line length L-cnt. The process returns to step S106 to extract the value of the subsequent pixel from thememory 40. In this case, since the run length RunLen is not 0 after being incremented in step S120, the result of step S110 is NO, and step S112 is skipped. - In the processing shown in
FIG. 7 , encoding is performed for each line. Accordingly, even if it is determined in step S116 that the value of the current value is equal to that of the previous value, if it is determined in step S118 that the value of the pixel counter PixCtr reaches the line length, the process proceeds to step S126. In step S126, the compression/maximum-compressed-line-length determining device 22 determines the run length code representing that run from the value of the current run length RunLen and the data value of the previous pixel. Then, in step S128, the code length of the run length code determined in step S126 is added to the compressed line length L-cnt, and in step S130, the resulting total value is compared with the current maximum compressed line length Max-L retained in the Max-L retaining section 24. If it is determined in step S130 that the resulting total value is greater than the current Max-L, the process proceeds to step S132. In step S132, the total value is substituted into the current Max-L. If the resulting total value is not greater than the current Max-L, the value of Max-L is not updated. Then, the process returns to step S104, and the processing on the subsequent line is performed. - The above-described processing is repeated until the final pixel of the page. Then, if all the pixels of the page have been processed, the determination of step S106 is YES, and the process proceeds to step S134. In step S134, the compression./maximum-compressed-line-
length determining device 22 outputs the value of the maximum compressed line length Max-L retained in the Max-L retaining section 24 to thecontroller 32 such that the maximum compressed line length Max-L is associated with the page number of the page. Thecontroller 32 supplies the value of the maximum compressed line length Max-L to theconfiguration selector 26 and to theoutput determining device 28. - An example of the detailed processing in step S16 shown in
FIG. 6 performed by theoutput determining device 28 will be described below with reference toFIG. 8 . In the processing shown inFIG. 8 , in step S142, theoutput determining device 28 determines whether the maximum compressed line length Max-L of the page supplied from thecontroller 32 is greater than the maximum value of the line memory lengths (maximum line memory length) of plural circuit configurations provided in the image data processing apparatus. - For example, it is now assumed that, as the circuit configuration for performing certain image processing using line memory devices, N circuit configurations having different line memory lengths, as shown in
FIG. 9 , are provided in the image data processing apparatus of this exemplary embodiment. In the example shown inFIG. 9 , as the number for identifying the circuit configuration (“configuration number”) is smaller, the line memory length is greater. The circuit configuration having theconfiguration number 1 has the largest circuit scale. However, even the largest circuit scale of the N circuit configurations shown inFIG. 9 is smaller than that of the circuit configuration for raw data. In this case, the maximum line memory length is the line memory length Config-Line(1) of theconfiguration number 1. In step S142, the maximum compressed line length Max-L is compared with the line memory length Config-Line(1). - If Max-L is found to be greater than the maximum line memory length, i.e., if the result of step S142 is YES, the process proceeds to step S144 to determine that raw data is to be output to the
DRP 10. If Max-L is found to be equal to or smaller than the maximum line memory length, i.e., if the result of step S142 is NO, the process proceeds to step S146 to determine that compressed data is to be output to theDRP 10. - The
output determining device 28 retains a determination result for each page determined in the processing ofFIG. 8 in a FIFO memory (not shown). Every time an instruction to output a new page is given from thecontroller 32, theoutput determining device 28 extracts the determination result at the head of the FIFO memory and switches theselector 30 in accordance with the determination result. Every time thecontroller 32 receives a signal indicating that image processing has finished for one page from theDRP 10, it instructs theoutput determining device 28 to output a new page. - An example of the detailed processing in step S20 of
FIG. 6 performed by theconfiguration selector 26 will be described below with reference toFIG. 10 . It is assumed that, in order to perform this processing, the image data processing apparatus retains data representing the line memory lengths of the circuit configurations illustrated inFIG. 9 . In step S152, theconfiguration selector 26 initializes the configuration number n for identifying the circuit configuration to 1. Theconfiguration selector 26 also initializes the minimum value MinΔE of the subtraction results ΔE obtained by subtracting the maximum compressed line length Max-L from the line memory length Config-Line(n) of the n-th circuit configuration. In this case, theconfiguration selector 26 initializes the minimum value MinΔE to a predetermined large constant (shown as “High” inFIG. 10 ). That is, in this processing, it is determined whether each circuit configuration is suitable for the subject page in ascending order of the circuit number, i.e., in descending order of the line memory length. Then, in step S154, theconfiguration selector 26 calculates subtraction result ΔE, and determines in step S156 whether ΔE is smaller than 0. The processing shown inFIG. 10 is executed only when it is determined in step S16 (processing shown inFIG. 8 ) that Max-L is equal to or smaller than the maximum line memory length (i.e., smaller than the line memory length of the configuration number 1). Accordingly, when the configuration number n is 1, ΔE determined in step S154 is always positive, and thus, the result of step S156 is NO. Then, theconfiguration selector 26 determines in step S158 whether ΔE is smaller than MinΔE. If the result of step S158 is YES, the process proceeds to step S160 in which ΔE is substituted into MinΔE and the current configuration number n is substituted into the variable Min-n. The variable Min-n is a variable for retaining the optimum circuit configuration number for the subject page (i.e., the circuit configuration having the minimum line memory length among the circuit configurations whose line lengths are equal to or greater than the maximum compressed line length). After step S160, the process proceeds to step S162 in which the value of the configuration number n is incremented by one, i.e., the circuit configuration whose line length is one step smaller than that of the current circuit configuration is to be processed. The process then returns to step S154. - Then, steps S154 through S162 are repeated until the determination result of step S156 is YES (i.e., ΔE is smaller than 0). If the result of step S156 is YES, the process proceeds to step S164 in which the variable Min-n is set to be the identification number of the optimum circuit configuration for the subject page.
- The
configuration selector 26 retains the identification number of the optimum circuit configuration for each page determined in the processing ofFIG. 10 in a FIFO memory (not shown). Every time an instruction to reconfigure the circuit for a new page is given from thecontroller 32, theconfiguration selector 26 extracts the identification number at the head of the FIFO memory and instructs thereconfiguration controller 14 to switch the circuit configuration to the circuit configuration having the identification number. Every time thecontroller 32 receives a signal indicating that image processing has finished for one page from theDRP 10, it instructs theconfiguration selector 26 to reconfigure the circuit for a new page. - The
host system 20 of the image data processing apparatus of the above-described exemplary embodiment is implemented by causing, for example, a general-purpose computer, to execute a program describing the processing contents of the above-described individual functional modules of thehost system 20. The computer has a hardware circuit configuration in which a microprocessor, such as a central processing unit (CPU), memory devices (primary storage devices), such as a RAM and a read only memory (ROM), an hard disk drive (HDD) controller for controlling an HDD, various input/output (I/O) interfaces, a network interface for controlling the connection with a network, such as a local area network, are connected to one another via a bus. Additionally, a disk drive for reading and/or writing data from and/or into portable disk recording media, such as a compact disc (CD) or a digital versatile disk (DVD), or a memory reader/writer for reading and/or writing data from and/or into various portable non-volatile recording media, such as a flash memory, may be connected to the bus via, for example, an I/O interface. The program describing the processing contents of the above-described functional modules is stored in a fixed storage device, such as an HDD, through the use of a recording medium, such as a CD or a DVD, or a communication medium, such as a network, and is then installed in the computer. The program stored in the fixed storage device is read to the RAM and is executed by the microprocessor, such as a CPU, thereby implementing the above-described functional modules. Some or all of the functional modules may be constituted by a hardware circuit, such as a dedicated large scale integration (LSI), an application specific integrated circuit (ASIC), or a field programmable gate array (FPGA). - The foregoing description of the exemplary embodiments of the present invention has been provided for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms disclosed. Obviously, many modifications and variations will be apparent to practitioners skilled in the art. The embodiments were chosen and described in order to best explain the principles of the invention and its practical applications, thereby enabling others skilled in the art to understand the invention for various embodiments and with the various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the following claims and their equivalents.
Claims (12)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011096942A JP5776306B2 (en) | 2011-04-25 | 2011-04-25 | Image data processing apparatus and program |
JP2011-096942 | 2011-04-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20120269452A1 true US20120269452A1 (en) | 2012-10-25 |
US8554003B2 US8554003B2 (en) | 2013-10-08 |
Family
ID=47021395
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/295,405 Expired - Fee Related US8554003B2 (en) | 2011-04-25 | 2011-11-14 | Image data processing apparatus, image data processing method, and computer readable medium |
Country Status (2)
Country | Link |
---|---|
US (1) | US8554003B2 (en) |
JP (1) | JP5776306B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130262980A1 (en) * | 2012-03-30 | 2013-10-03 | Fujitsu Limited | Information processing apparatus, history control method, and computer-readable recording medium |
US20200089635A1 (en) * | 2018-09-18 | 2020-03-19 | Canon Kabushiki Kaisha | Bus control circuit |
US20210192691A1 (en) * | 2019-12-18 | 2021-06-24 | Fuji Xerox Co., Ltd. | Image processing apparatus |
US20220046200A1 (en) * | 2020-08-10 | 2022-02-10 | Micron Technology, Inc. | Methods and apparatus for integrated image signal processing |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6349995B2 (en) * | 2014-06-16 | 2018-07-04 | 富士ゼロックス株式会社 | Data processing device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5852742A (en) * | 1997-06-17 | 1998-12-22 | Hewlett-Packard Company | Configurable data processing pipeline |
US6366702B1 (en) * | 1997-06-24 | 2002-04-02 | Minolta Co., Ltd. | Method of and apparatus for image processing |
US20020039143A1 (en) * | 2000-10-02 | 2002-04-04 | Mega Chips Corporation | Image processing circuit |
US20090027517A1 (en) * | 2007-07-25 | 2009-01-29 | Micron Technology, Inc. | Method, apparatus, and system for pre-compression assessment of compressed data length |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06197189A (en) * | 1992-12-25 | 1994-07-15 | Canon Inc | Facsimile equipment |
JPH10304205A (en) * | 1997-04-24 | 1998-11-13 | Canon Inc | Device for processing picture and method therefor |
JPH11331614A (en) | 1998-05-21 | 1999-11-30 | Minolta Co Ltd | Image processing unit |
JP2002304624A (en) | 2001-04-05 | 2002-10-18 | Canon Inc | Filter processor and imaging device |
JP4451733B2 (en) * | 2004-06-30 | 2010-04-14 | 富士通マイクロエレクトロニクス株式会社 | Semiconductor device |
JP5071707B2 (en) | 2007-06-22 | 2012-11-14 | 富士ゼロックス株式会社 | Data processing apparatus and control method thereof |
JP2009055141A (en) | 2007-08-24 | 2009-03-12 | Ricoh Co Ltd | Data processor and data processing method |
-
2011
- 2011-04-25 JP JP2011096942A patent/JP5776306B2/en not_active Expired - Fee Related
- 2011-11-14 US US13/295,405 patent/US8554003B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5852742A (en) * | 1997-06-17 | 1998-12-22 | Hewlett-Packard Company | Configurable data processing pipeline |
US6366702B1 (en) * | 1997-06-24 | 2002-04-02 | Minolta Co., Ltd. | Method of and apparatus for image processing |
US20020039143A1 (en) * | 2000-10-02 | 2002-04-04 | Mega Chips Corporation | Image processing circuit |
US20090027517A1 (en) * | 2007-07-25 | 2009-01-29 | Micron Technology, Inc. | Method, apparatus, and system for pre-compression assessment of compressed data length |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130262980A1 (en) * | 2012-03-30 | 2013-10-03 | Fujitsu Limited | Information processing apparatus, history control method, and computer-readable recording medium |
US20200089635A1 (en) * | 2018-09-18 | 2020-03-19 | Canon Kabushiki Kaisha | Bus control circuit |
KR20200032642A (en) * | 2018-09-18 | 2020-03-26 | 캐논 가부시끼가이샤 | Bus control circuit |
US10872051B2 (en) * | 2018-09-18 | 2020-12-22 | Canon Kabushiki Kaisha | Bus control circuit |
KR102549085B1 (en) * | 2018-09-18 | 2023-06-29 | 캐논 가부시끼가이샤 | Bus control circuit |
US20210192691A1 (en) * | 2019-12-18 | 2021-06-24 | Fuji Xerox Co., Ltd. | Image processing apparatus |
US11798133B2 (en) * | 2019-12-18 | 2023-10-24 | Fujifilm Business Innovation Corp. | Image processing apparatus |
US20220046200A1 (en) * | 2020-08-10 | 2022-02-10 | Micron Technology, Inc. | Methods and apparatus for integrated image signal processing |
Also Published As
Publication number | Publication date |
---|---|
US8554003B2 (en) | 2013-10-08 |
JP2012231215A (en) | 2012-11-22 |
JP5776306B2 (en) | 2015-09-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8331703B2 (en) | Parallel image encoding | |
US8554003B2 (en) | Image data processing apparatus, image data processing method, and computer readable medium | |
US9374593B2 (en) | Data decompressing device and non-transitory computer readable medium for detecting whether initial portion of compressed image data corresponds to specific pattern | |
JP5942934B2 (en) | Image processing apparatus and program | |
US10762401B2 (en) | Image processing apparatus controlling the order of storing decompressed data, and method thereof | |
CN105530402A (en) | Information processing apparatus and method related with image compression and image forming system | |
JP4214532B2 (en) | Image processing apparatus and image processing method | |
JP5614122B2 (en) | Image data decoding device | |
US9928452B2 (en) | Image decoding apparatus and method therefor | |
US20150120683A1 (en) | Data compression apparatus, data compression method, and non-transitory computer readable medium | |
US10389912B2 (en) | Image processing apparatus and method for controlling image processing apparatus | |
US10325189B2 (en) | Image processing apparatus and image processing method that perform, in units of band areas, rasterization based on second intermediate data stored in a first memory area and compressed raster data stored in a second memory area | |
JP5210913B2 (en) | Image forming apparatus and image forming method | |
US10565294B2 (en) | Image processing apparatus, image processing method, and non-transitory computer-readable storage medium | |
US20090244622A1 (en) | Systems and Methods for Rendering Print Data | |
US10089561B2 (en) | Generating a raster image region by rendering in parallel plural regions of smaller height and segmenting the generated raster image region into plural regions of smaller width | |
JP5441676B2 (en) | Image processing apparatus and processing method thereof | |
JP5267147B2 (en) | Image processing apparatus, image processing method, and computer program | |
US11314995B2 (en) | Image processing apparatus, image processing method, and storage medium | |
JP6589642B2 (en) | Data processing apparatus and program | |
US10803368B2 (en) | Image decompressing apparatus, control method thereof, and non-transitory computer-readable storage medium | |
JP2017005686A (en) | Image decoder and its method, and image processing apparatus | |
JP5703402B2 (en) | Image forming apparatus | |
JP6171536B2 (en) | Image processing apparatus and image processing method | |
JP2007251983A (en) | Image data output apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FUJI XEROX CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NAITO, TAKAO;YAMADA, KAZUO;REEL/FRAME:027285/0015 Effective date: 20110425 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20211008 |