US20120153406A1 - Semiconductor device and method for fabricating the same - Google Patents
Semiconductor device and method for fabricating the same Download PDFInfo
- Publication number
- US20120153406A1 US20120153406A1 US13/223,542 US201113223542A US2012153406A1 US 20120153406 A1 US20120153406 A1 US 20120153406A1 US 201113223542 A US201113223542 A US 201113223542A US 2012153406 A1 US2012153406 A1 US 2012153406A1
- Authority
- US
- United States
- Prior art keywords
- dipole
- layer
- capping layer
- capping
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 44
- 239000004065 semiconductor Substances 0.000 title claims abstract description 27
- 229910052751 metal Inorganic materials 0.000 claims abstract description 81
- 239000002184 metal Substances 0.000 claims abstract description 81
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 42
- 229920005591 polysilicon Polymers 0.000 claims abstract description 42
- 239000000758 substrate Substances 0.000 claims abstract description 31
- 238000005530 etching Methods 0.000 claims abstract description 11
- 229910052735 hafnium Inorganic materials 0.000 claims description 14
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 12
- -1 AlON Chemical compound 0.000 claims description 9
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 9
- UQZIWOQVLUASCR-UHFFFAOYSA-N alumane;titanium Chemical compound [AlH3].[Ti] UQZIWOQVLUASCR-UHFFFAOYSA-N 0.000 claims description 7
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 6
- UGACIEPFGXRWCH-UHFFFAOYSA-N [Si].[Ti] Chemical compound [Si].[Ti] UGACIEPFGXRWCH-UHFFFAOYSA-N 0.000 claims description 6
- 239000012212 insulator Substances 0.000 claims description 6
- HWEYZGSCHQNNEH-UHFFFAOYSA-N silicon tantalum Chemical compound [Si].[Ta] HWEYZGSCHQNNEH-UHFFFAOYSA-N 0.000 claims description 6
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 claims description 6
- VSSLEOGOUUKTNN-UHFFFAOYSA-N tantalum titanium Chemical compound [Ti].[Ta] VSSLEOGOUUKTNN-UHFFFAOYSA-N 0.000 claims description 6
- 229910021341 titanium silicide Inorganic materials 0.000 claims description 6
- 238000000059 patterning Methods 0.000 claims description 5
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 claims description 3
- 229910052782 aluminium Inorganic materials 0.000 claims description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 3
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 314
- 239000004020 conductor Substances 0.000 description 28
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 20
- 229910052710 silicon Inorganic materials 0.000 description 20
- 239000010703 silicon Substances 0.000 description 20
- 230000003993 interaction Effects 0.000 description 12
- 230000008569 process Effects 0.000 description 11
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 10
- 229910021332 silicide Inorganic materials 0.000 description 10
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 10
- 239000002356 single layer Substances 0.000 description 10
- 238000002955 isolation Methods 0.000 description 9
- 230000000694 effects Effects 0.000 description 8
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 8
- 239000000463 material Substances 0.000 description 8
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 6
- CEPICIBPGDWCRU-UHFFFAOYSA-N [Si].[Hf] Chemical compound [Si].[Hf] CEPICIBPGDWCRU-UHFFFAOYSA-N 0.000 description 6
- 238000009792 diffusion process Methods 0.000 description 6
- 229910000449 hafnium oxide Inorganic materials 0.000 description 6
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 6
- 239000012535 impurity Substances 0.000 description 6
- 150000002500 ions Chemical class 0.000 description 6
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 5
- MIQVEZFSDIJTMW-UHFFFAOYSA-N aluminum hafnium(4+) oxygen(2-) Chemical compound [O-2].[Al+3].[Hf+4] MIQVEZFSDIJTMW-UHFFFAOYSA-N 0.000 description 5
- 238000007254 oxidation reaction Methods 0.000 description 5
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 5
- 125000006850 spacer group Chemical group 0.000 description 5
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 5
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 5
- 229910001928 zirconium oxide Inorganic materials 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 4
- 238000006731 degradation reaction Methods 0.000 description 4
- 230000004888 barrier function Effects 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823857—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
Definitions
- Exemplary embodiments of the present invention relate to a semiconductor fabrication technology, and more particularly, to a semiconductor device and a method for fabricating the same.
- the integration degree of elements is increasing twofold every two years, and currently, under-45 nm processes are used.
- the cell size has been reduced to less than 100 nm.
- a method of using a gate material as a gate dielectric layer with a higher dielectric constant is being developed.
- a material having a dielectric constant larger than 3.9 and multi-functional properties including thermal stability at high temperature hafnium silicate, hafnium silicon oxynitride, hafnium oxide or the like may be used as the gate dielectric layer.
- a threshold voltage may vary.
- the threshold voltage variation may occur when the Fermi level of polysilicon is pinned immediately below a conduction band by an interaction between the hafnium-based gate dielectric and the polysilicon interface. This phenomenon is referred to Fermi level pinning and causes a threshold voltage variation.
- a variation in threshold voltage and flat-band voltage of the PMOS element is larger than that of the NMOS element due to Fermi level pinning.
- a metal gate having a low work function is to be used to suppress a threshold voltage variation.
- polysilicon is used as a gate conductor of the NMOS element for obtaining stable operations despite thermal degradation of the metal gate having a low work function and for reducing process complexity due to the use of dual metals.
- a threshold voltage variation may be largely controlled by forming a metal gate having a high work function, such as titanium aluminum nitride (TiAlN), over the gate dielectric.
- TiAlN exhibits more stable oxidation resistance at high temperature than TiN and maintains electrical conductivity without being oxidized in an oxidation atmosphere.
- TiAlN becomes oxidized at 700° C. or more, and Al of the metal gate is diffused into a layer where an oxidation reaction may occur.
- Al may cause an oxidation reaction with oxygen existing in gate oxide under the metal gate, and metal gate elements may be diffused into the gate oxide and the substrate layer to form a trap.
- the dielectric property of the gate oxide and the property and mobility of the work function of the metal gate may be degraded by the interaction between the gate oxide and the metal gate.
- An actual gate element is subjected to a heat treatment process at temperature of 1,000° C., during the source/drain formation.
- the interaction between the gate oxide and the metal gate having a high work function such as TiAlN may occur. Therefore, it is useful to have a method and structure capable of substantially preventing the interaction between a high-k gate oxide and a metal gate layer having a high work function while maintaining the stability of the threshold voltage and the flat-band voltage for a PMOS element including the two layers.
- Exemplary embodiments of the present invention are directed to a semiconductor device capable of stabilizing a threshold voltage and a flat-band voltage and securing the reliability of the device and a method of fabricating the same.
- a method for fabricating a semiconductor device includes: forming a gate dielectric layer over a substrate; forming a dipole capping layer over the gate dielectric layer; stacking a metal gate layer and a polysilicon layer over the dipole capping layer; and forming a gate pattern by etching the polysilicon layer, the metal gate layer, the dipole capping layer, and the gate dielectric layer.
- a method for fabricating a semiconductor device include: forming a gate dielectric layer over a substrate having NMOS and PMOS regions; forming dipole capping layers having different thicknesses over the gate dielectric layer in the NMOS and PMOS regions, respectively; forming a metal gate layer over the dipole capping layer of the PMOS region; forming a polysilicon layer over the dipole capping layer of the NMOS region and the metal gate layer of the PMOS region; and forming gate patterns in the NMOS and PMOS regions, respectively, through patterning.
- a semiconductor device includes: a gate dielectric layer formed over a substrate; a dipole capping layer formed over the gate dielectric layer; a metal gate layer formed over the dipole capping layer; and a gate pattern having a polysilicon layer formed over the metal gate layer.
- a method for fabricating a semiconductor device include: forming a gate dielectric layer over a substrate having NMOS and PMOS regions; forming a dipole capping layer over the gate dielectric layer in the NMOS and PMOS regions; forming a metal gate layer over the dipole capping layer of the PMOS region; forming a polysilicon layer over the dipole capping layer of the NMOS region and the metal gate layer of the PMOS region; and forming gate patterns in the NMOS and PMOS regions, respectively, through pattering.
- FIG. 1 is a cross-sectional view illustrating a semiconductor device in accordance with a first exemplary embodiment of the present invention.
- FIGS. 2A to 2H are cross-sectional views illustrating a method for fabricating a semiconductor device in FIG. 1 in accordance with the first exemplary embodiment of the present invention.
- FIGS. 3A to 3G are cross-sectional views illustrating another method for fabricating a semiconductor device in FIG. 1 in accordance with the first exemplary embodiment of the present invention.
- FIG. 4 is a cross-sectional view illustrating a semiconductor device in accordance with a second exemplary embodiment of the present invention.
- FIGS. 5A to 5E are cross-sectional views illustrating a method for fabricating a semiconductor device in FIG. 4 in accordance with the second exemplary embodiment of the present invention.
- first layer is referred to as being “on” a second layer or “on” a substrate, it not only refers to a case where the first layer is formed directly on the second layer or the substrate but also a case where a third layer exists between the first layer and the second layer or the substrate.
- FIG. 1 is a cross-sectional view illustrating a semiconductor device in accordance with a first exemplary embodiment of the present invention.
- an isolation layer 11 is formed in a substrate 10 having NMOS and PMOS regions, and gate patterns are formed on the substrate 10 at the NMOS and PMOS regions, respectively.
- the gate pattern of the NMOS region has a stacked structure of a gate dielectric layer 12 , a second dipole capping layer 13 B having a smaller thickness than a first dipole capping layer 13 A, and a polysilicon gate 17 B
- the gate pattern of the PMOS region has a stacked structure of the gate dielectric layer 12 , the first dipole capping layer 13 A, a metal gate layer 15 A, and a polysilicon gate 17 A.
- a gate spacer 18 is formed on sidewalls of the respective gate patterns of the NMOS and PMOS regions, and a source/drain region 19 is formed in the substrate 10 at both sides of the gate pattern.
- the gate dielectric layer 12 of the NMOS and PMOS regions includes a single layer or multilayer.
- the gate dielectric layer 12 has a single layer structure of a high-k dielectric layer or a multilayer structure including a high-k dielectric layer.
- the multilayer structure may include a structure in which a high-k dielectric layer is stacked on an oxide silicon layer (SiO 2 ) or an oxynitride silicon layer (SiON).
- the oxide silicon layer or oxynitride silicon layer is formed to a thickness of 1 nm or less.
- the high-k dielectric layer is formed of a dielectric material having a dielectric constant of 3.9 or more.
- the high-k dielectric layer includes any one layer or two or more layers selected from the group consisting of hafnium silicate, hafnium silicon oxynitride, hafnium oxide, zirconium oxide, titanium oxide, lanthanum oxide, hafnium aluminum oxide, strontium titanium oxide, and is formed to a thickness of 1 nm to 3 nm.
- the first and second dipole capping layers 13 A and 13 B of the PMOS and NMOS regions may be formed of any one selected from the group consisting of aluminum oxide (Al 2 O 3 ), aluminum oxynitride (AlON), and aluminum nitride (AlN).
- the first and second dipole capping layers 13 A and 13 B of the PMOS and NMOS regions are formed to different thicknesses.
- the second dipole capping layer 13 B of the NMOS region is formed to a thickness equal to or less than a dipole critical thickness (for example, a thickness of 0.3 nm or less), and the first dipole capping layer 13 A of the PMOS region is formed to more than the dipole critical thickness (for example, a thickness of 0.5 nm to 1.5 nm).
- the metal gate layer 15 A of the PMOS region includes any one layer or two or more layers selected from the group consisting of titanium nitride, titanium aluminum nitride, tantalum nitride, titanium silicon nitride, tantalum silicon nitride, tantalum titanium nitride, titanium silicide, and hafnium nitride.
- first and second dipole capping layers 13 A and 13 B having different thicknesses are formed in the PMOS and NMOS regions, respectively, an interaction and diffusion between the gate dielectric layer 12 and the gate conductor (the polysilicon gate of the NMOS region and the metal gate layer of the PMOS region) is substantially prevented, and a threshold voltage Vt and a flat-band voltage Vfb are stabilized.
- the first dipole capping layer 13 A of the PMOS region is formed to more than the dipole critical thickness to stabilize the threshold voltage and the flat-band voltage.
- the first dipole capping layer 13 A of the NMOS region is formed to the dipole critical thickness or less to substantially prevent the degradation of the threshold voltage and the flat-band voltage caused by a P-type capping effect.
- FIGS. 2A to 2H are cross-sectional views illustrating a method for fabricating a semiconductor device in FIG. 1 in accordance with the first embodiment of the present invention. For purposes of illustration, the same reference numerals as those of FIG. 1 will be used.
- an isolation layer 11 is formed in a substrate 10 having NMOS and PMOS regions.
- the isolation layer 11 may be formed by a shallow trench isolation (STI) process.
- a gate dielectric layer 12 is formed on the substrate 10 .
- the gate dielectric layer 12 includes a single layer or multiple layers.
- the gate electric layer 12 may have a single layer structure of a high-k dielectric layer or a multilayer structure including a high-k dielectric layer.
- the multilayer structure may include a structure in which a high-k dielectric layer is stacked on an oxide silicon layer (SiO 2 ) or oxynitride silicon layer (SiON). At this time, the oxide silicon layer or oxynitride silicon layer is formed to a thickness of 1 nm or less.
- the high-k dielectric layer is formed of a dielectric material having a dielectric constant of 3.9 or more.
- the high-k dielectric layer may include any one layer or two or more layers selected from the group consisting of hafnium silicate, hafnium silicon oxynitride, hafnium oxide, zirconium oxide, titanium oxide, lanthanum oxide, hafnium aluminum oxide, strontium titanium oxide, and is formed to a thickness of 1 nm to 3 nm.
- a dipole capping layer 13 is formed on the gate dielectric layer 12 .
- the dipole capping layer 13 serves to substantially prevent an interaction between the gate dielectric layer 12 and a subsequent gate conductor and stabilize a threshold voltage and a flat-band voltage by differentiating a dipole capping effect.
- the dipole capping layer 13 is formed of a metal insulator.
- the metal insulator may include any one selected from the group consisting of aluminum oxide (Al 2 O 3 ), aluminum oxynitride (AlON), and aluminum nitride (AlN), and is formed to a thickness of 0.5 nm to 1.5 nm.
- a first mask pattern 14 is formed on the dipole capping layer 13 of the PMOS region.
- the first mask pattern 14 serves to protect the dipole capping layer 13 of the PMOS region and is provided to selectively remove only the capping layer 13 of the NMOS region.
- the first mask pattern 14 is formed of a material having an etching selectivity with the dipole capping layer 13 .
- the dipole capping layer 13 (refer to FIG. 2B ) of the NMOS region is selectively removed. Therefore, the dipole capping layer 13 remains only on the gate dielectric layer 12 of the PMOS region, and the remaining dipole capping layer 13 is referred to as a first dipole capping layer 13 A.
- a second dipole capping layer 13 B is grown on the gate dielectric layer 12 of the NMOS region.
- the second dipole capping layer 13 B may be formed of the same material as or a different material from the first dipole capping layer 13 A. That is, the second dipole capping layer 13 B may be formed of the same material as the first dipole capping layer, but may be formed to a dipole critical thickness or less so that a P-type dipole effect is not exhibited. Alternatively, the second dipole capping layer 13 B may be formed of an N-type dipole capping layer.
- the second dipole capping layer 13 B formed of the same material as the first dipole capping layer 13 A may be formed to a smaller thickness than the first dipole capping layer 13 A.
- T 12 thickness of the first dipole capping layer 13 A
- T 11 thickness of the second dipole capping layer 13 B
- T 12 >T 11 a relation of T 12 >T 11 may be established.
- the second dipole capping layer 13 B may be formed to the critical thickness or less so that a dipole effect is not exhibited (for example, a thickness of 0.3 nm or less).
- a metal gate conductor layer 15 is formed on the first and second dipole capping layers 13 A and 13 B.
- the metal gate conductor layer 15 may include any one layer or two or more layers selected from the group consisting of titanium nitride, titanium aluminum nitride, tantalum nitride, titanium silicon nitride, tantalum silicon nitride, tantalum titanium nitride, titanium silicide, and hafnium nitride.
- a second mask pattern 16 is formed on the metal gate conductor layer 15 of the PMOS region.
- the second mask pattern 16 is formed by the following process: a photoresist layer is applied on the metal gate conductor layer 15 and then patterned through exposure and development so as to remain only on the metal gate conductor layer 15 of the PMOS region.
- the metal gate conductor layer 15 (refer to FIG. 2E ) of the NMOS region is removed by using the second mask pattern 16 as an etching barrier such that the metal gate conductive layer 15 remains only on the first dipole capping layer 13 A of the PMOS region.
- metal gate conductor layer 15 remaining on the first dipole capping layer 13 A of the PMOS region is hereafter referred to as metal gate layer 15 A.
- silicide may be prevented from being formed at the interface with a subsequent polysilicon layer. Therefore, a phenomenon in which a larger threshold voltage variation occurs in the PMOS region than the NMOS region due to Fermi level pinning depending on the silicide may be prevented.
- a polysilicon layer 17 is formed on the second dipole capping layer 13 B of the NMOS region and the metal gate layer 15 A of the PMOS region.
- ion impurities may be implanted into the polysilicon layer 17 depending on the NMOS region or PMOS region.
- patterning is performed on the NMOS region and the PMOS region, respectively, to form gate patterns.
- the gate pattern of the NMOS region has a stacked structure of the gate dielectric layer 12 , the second dipole capping layer 13 B having a smaller thickness than the first dipole capping layer 13 A, and the polysilicon gate 17 B, and the gate pattern of the PMOS region has a stacked structure of the gate dielectric layer 12 , the first dipole capping layer 13 A, the metal gate layer 15 A, and the polysilicon gate 17 A.
- a gate spacer 18 is formed on sidewalls of the respective gate patterns of the NMOS and PMOS regions.
- Ion impurities are implanted into the substrate 10 at both sides of the gate pattern to form a source/drain region 19 .
- first and second dipole capping layers 13 A and 13 B having different thicknesses are formed in the PMOS and NMOS regions, respectively, an interaction and diffusion between the gate dielectric layer 12 and the gate conductors (the polysilicon gate of the NMOS region and the metal gate layer of the PMOS region) may be prevented and a threshold voltage Vt and a flat-band voltage Vfb may be stabilized.
- the first dipole capping layer 13 A of the PMOS region may be formed to have a thickness larger than the dipole critical thickness to stabilize the threshold voltage and the flat-band voltage through P-type dipole capping.
- the first dipole capping layer 13 A of the NMOS region may be formed to the dipole critical thickness or less to substantially prevent the degradation of threshold voltage and flat-band voltage caused by a P-type capping effect.
- FIGS. 3A to 3G are cross-sectional views illustrating another method for fabricating a semiconductor device in FIG. 1 in accordance with the first embodiment of the present invention. For purposes of illustration, the same reference numerals as those of FIG. 1 will be used.
- an isolation layer 11 is formed in a substrate 10 having NMOS and PMOS regions.
- the isolation layer 11 may be formed by an STI process.
- a gate dielectric layer 12 is formed on the substrate 10 .
- the gate dielectric layer 12 includes a single layer or multiple layers.
- the gate electric layer 12 may have a single layer structure of a high-k dielectric layer or a multilayer structure including a high-k dielectric layer.
- the multilayer structure may include a structure in which a high-k dielectric layer is stacked on an oxide silicon layer (SiO 2 ) or oxynitride silicon layer (SiON). At this time, the oxide silicon layer or oxynitride silicon layer is formed to a thickness of 1 nm or less.
- the high-k dielectric layer is formed of an insulator having a dielectric constant of 3.9 or more.
- the high-k dielectric layer may include any one layer or two or more layers selected from the group consisting of hafnium silicate, hafnium silicon oxynitride, hafnium oxide, zirconium oxide, titanium oxide, lanthanum oxide, hafnium aluminum oxide, strontium titanium oxide, and is formed to a thickness of 1 nm to 3 nm.
- a dipole capping layer 13 is formed on the gate dielectric layer 12 .
- the dipole capping layer 13 serves to substantially prevent an interaction between the gate dielectric layer 12 and a subsequent gate conductor and stabilize a threshold voltage and a flat-band voltage by differentiating a dipole capping effect.
- the dipole capping layer 13 is formed of any one selected from the group consisting of Al 2 O 3 , AlON, and AlN, for example, and is formed to a thickness of 0.5 nm to 1.5 nm.
- a first mask pattern 14 is formed on the dipole capping layer 13 of the PMOS region.
- the first mask pattern 14 serves to protect the dipole capping layer 13 of the PMOS region and is provided to selectively remove only the capping layer 13 of the NMOS region.
- the first pattern 14 is formed of a material having an etching selectivity with the dipole capping layer 13 .
- the dipole capping layer 13 (refer to FIG. 3B ) of the NMOS region is etched by a desired thickness.
- the etched dipole capping layer 13 of the NMOS region is referred to as a second dipole capping layer 13 B, and the dipole capping layer 13 of the PMOS region, which is not etched, is referred to as a first dipole capping layer 13 A.
- the second dipole capping layer 13 B of the NMOS region is formed to a critical thickness or less where a dipole effect is not exhibited.
- the etching process may be performed in such a manner that the second dipole capping layer 13 B of the NMOS region remains to a thickness of at least 0.3 nm. Therefore, the dipole capping layer 13 (refer to FIG. 3B ) is etched by a thickness of 0.2 nm to 1.2 nm.
- the etching process for the dipole capping layer 13 may be performed by wet etching.
- a metal gate conductor layer 15 is formed on the first and second dipole capping layers 13 A and 13 B.
- the metal gate conductor layer 15 may include any one layer or two or more layers selected from the group consisting of titanium nitride, titanium aluminum nitride, tantalum nitride, titanium silicon nitride, tantalum silicon nitride, tantalum titanium nitride, titanium silicide, and hafnium nitride.
- a second mask pattern 16 is formed on the metal gate conductor layer 15 of the PMOS region.
- the second mask pattern 16 is formed by the following process: a photoresist layer is applied on the metal gate conductor layer 15 and then patterned through exposure and development so as to remain only on the metal gate conductor layer 15 of the PMOS region.
- the metal gate conductor layer 15 (refer to FIG. 3D ) of the NMOS region is removed by using the second mask pattern 16 as an etching barrier such that the metal gate conductive layer 15 remains only on the first dipole capping layer 13 A of the PMOS region.
- the metal gate conductor layer 15 (refer to FIG. 3D ) remaining on the first dipole capping layer 13 A of the PMOS region is hereafter referred to as a metal gate layer 15 A.
- silicide may be prevented from being formed at the interface with a subsequent polysilicon layer. Therefore, a phenomenon in which a larger threshold voltage variation occurs in the PMOS region than the NMOS region due to Fermi level pinning depending on the silicide may be controlled.
- a polysilicon layer 17 is formed on the second dipole capping layer 13 B of the NMOS region and the metal gate layer 15 A of the PMOS region.
- ion impurities may be implanted into the polysilicon layer 17 depending on the NMOS region or PMOS region.
- patterning is performed on the NMOS region and the PMOS region, respectively, to form gate patterns.
- the gate pattern of the NMOS region has a stacked structure of the gate dielectric layer 12 , the second dipole capping layer 13 B having a smaller thickness than the first dipole capping layer 13 A, and the polysilicon gate 17 B, and the gate pattern of the PMOS region has a stacked structure of the gate dielectric layer 12 , the first dipole capping layer 13 A, the metal gate layer 15 A, and the polysilicon gate 17 A.
- a gate spacer 18 is formed on sidewalls of the respective gate patterns of the NMOS and PMOS regions.
- Ion impurities are implanted into the substrate 10 at both sides of the gate pattern to form a source/drain region 19 .
- first and second dipole capping layers 13 A and 13 B having different thicknesses are formed in the PMOS and NMOS regions, respectively, an interaction and diffusion between the gate dielectric layer 12 and the gate conductors (the polysilicon gate of the NMOS region and the metal gate layer of the PMOS region) may be prevented and a threshold voltage Vt and a flat-band voltage Vfb may be stabilized.
- the first dipole capping layer 13 A of the PMOS region may be formed to more than the dipole critical thickness to stabilize the threshold voltage and the flat-band voltage through P-type dipole capping.
- the first dipole capping layer 13 A of the NMOS region may be formed to the dipole critical thickness or less to substantially prevent the degradation of threshold voltage and flat-band voltage caused by a P-type capping effect.
- FIG. 4 is a cross-sectional view illustrating a semiconductor device in accordance with a second embodiment of the present invention.
- an isolation layer 31 is formed in a substrate 30 having NMOS and PMOS regions. Gate patterns are formed on the substrate 30 at the NMOS and PMOS regions, respectively.
- the gate pattern of the NMOS region has a stacked structure of a gate dielectric layer 32 , a dipole capping layer 33 , and a polysilicon gate 36 B
- the gate pattern of the PMOS region has a stacked structure of a gate dielectric layer 32 , a dipole capping layer 33 , a metal gate layer 34 A, and a polysilicon gate 36 A.
- a gate spacer 37 is formed on sidewalls of the respective gate patterns of the NMOS and PMOS regions, and a source/drain region 38 is formed in the substrate 10 at both sides of the gate pattern.
- the gate dielectric layer 32 of the NMOS and PMOS regions includes a single layer or multilayer.
- the gate dielectric layer 32 has a single layer structure of a high-k dielectric layer or a multilayer structure including a high-k dielectric layer.
- the multilayer structure may include a structure in which a high-k dielectric layer is stacked on an oxide silicon layer (SiO 2 ) or an oxynitride silicon layer (SiON). At this time, the oxide silicon layer or oxynitride silicon layer is formed to a thickness of 1 nm or less.
- the high-k dielectric layer is formed of a dielectric material having a dielectric constant of 3.9 or more.
- the high-k dielectric layer includes any one layer or two or more layers selected from the group consisting of hafnium silicate, hafnium silicon oxynitride, hafnium oxide, zirconium oxide, titanium oxide, lanthanum oxide, hafnium aluminum oxide, strontium titanium oxide, and is formed to a thickness of 1 nm to 3 nm.
- the dipole capping layers 33 of the PMOS and NMOS regions may be formed of a dielectric layer having a dielectric constant of eight or more, and forms a serial structure with the gate dielectric layer 32 thereunder to minimize a reduction of the gate dielectric.
- the dipole capping layer 33 may be formed to the dipole critical thickness or less (for example, 0.3 nm or less.
- the metal gate layer 34 A of the PMOS region includes any one layer or two or more layers selected from the group consisting of titanium nitride, titanium aluminum nitride, tantalum nitride, titanium silicon nitride, tantalum silicon nitride, tantalum titanium nitride, titanium silicide, and hafnium nitride.
- the dipole capping layers 33 having a dipole critical thickness or less are formed on the gate dielectric layers 32 of the PMOS and NMOS regions, respectively, an interaction and diffusion between the gate dielectric layer 32 and the metal gate layer 34 A having a high work function may be substantially prevented in the PMOS region, and the formation of silicide at the interface between the polysilicon gate 36 B and the gate dielectric layer 32 is substantially prevented in the NMOS region. Therefore, a threshold voltage Vt and a flat-band voltage Vfb may be stabilized and the reliability of the device may be improved.
- FIGS. 5A to 5E are cross-sectional views illustrating a method for fabricating a semiconductor device in accordance with the second embodiment of the present invention.
- FIGS. 5A to 5E are diagrams illustrating a method for fabricating the semiconductor device illustrated in FIG. 4 .
- the same reference numerals as those of FIG. 4 will be used.
- an isolation layer 31 is formed in a substrate 30 having NMOS and PMOS regions.
- the isolation layer 31 may be formed by an STI process.
- a gate dielectric layer 32 is formed on the substrate 30 .
- the gate dielectric layer 32 includes a single layer or multiple layers.
- the gate electric layer 32 may have a single layer structure of a high-k dielectric layer or a multilayer structure including a high-k dielectric layer.
- the multilayer structure may include a structure in which a high-k dielectric layer is stacked on an oxide silicon layer (SiO 2 ) or oxynitride silicon layer (SiON). At this time, the oxide silicon layer or oxynitride silicon layer is formed to a thickness of 1 nm or less.
- the high-k dielectric layer is formed of a dielectric layer having a dielectric constant of 3.9 or more.
- the high-k dielectric layer may include any one layer or two or more layers selected from the group consisting of hafnium silicate, hafnium silicon oxynitride, hafnium oxide, zirconium oxide, titanium oxide, lanthanum oxide, hafnium aluminum oxide, strontium titanium oxide, and is formed to a thickness of 1 nm to 3 nm.
- a dipole capping layer 33 is formed on the gate dielectric layer 32 .
- the dipole capping layer 33 serves to substantially prevent an interaction between the gate dielectric layer 12 and a subsequent gate conductor.
- the dipole capping layer 33 may be formed to the dipole critical thickness or less (for example, 0.3 nm or less).
- a metal gate conductor layer 34 is formed on the dipole capping layer 33 .
- the metal gate conductor layer 34 may include any one layer or two or more layers selected from the group consisting of titanium nitride, titanium aluminum nitride, tantalum nitride, titanium silicon nitride, tantalum silicon nitride, tantalum titanium nitride, titanium silicide, and hafnium nitride.
- a mask pattern 35 is formed on the metal gate conductor layer 34 of the PMOS region.
- the mask pattern 35 is formed by the following process: a photoresist layer is applied on the metal gate conductor layer 34 and then patterned through exposure and development so as to remain only on the metal gate conductor layer 34 of the PMOS region.
- the metal gate conductor layer 34 (refer to FIG. 5B ) of the NMOS region is removed by using the mask pattern 35 as an etching barrier such that the metal gate conductive layer 34 remains only on the dipole capping layer 33 of the PMOS region.
- the metal gate conductor layer 34 remaining on the first dipole capping layer 13 A of the PMOS region is hereafter referred to as a metal gate layer 34 A.
- silicide may be prevented from being formed at the interface with a subsequent polysilicon layer. Therefore, a phenomenon in which a larger threshold voltage variation occurs in the PMOS region than the NMOS region due to Fermi level pinning depending on the silicide may be controlled.
- a polysilicon layer 36 is formed on the dipole capping layer 33 of the NMOS region and the metal gate layer 34 A of the PMOS region.
- ion impurities may be implanted into the polysilicon layer 36 depending on the NMOS region or PMOS region.
- patterning is performed on the NMOS region and the PMOS region, respectively, to form gate patterns.
- the gate pattern of the NMOS region has a stacked structure of the gate dielectric layer 32 , the dipole capping layer 33 , and the polysilicon gate 36 B
- the gate pattern of the PMOS region has a stacked structure of the gate dielectric layer 32 , the dipole capping layer 33 , the metal gate layer 34 A, and the polysilicon gate 36 A.
- a gate spacer 37 is formed on sidewalls of the respective gate patterns of the NMOS and PMOS regions.
- Ion impurities are implanted into the substrate 30 at both sides of the gate pattern to form a source/drain region 38 .
- the dipole capping layers 33 having a dipole critical thickness or less are formed on the gate dielectric layers 32 of the PMOS and NMOS regions, respectively, an interaction and diffusion between the gate dielectric layer 32 and the metal gate layer 34 A having a high work function may be substantially prevented in the PMOS region, and the formation of silicide at the interface between the polysilicon gate 36 B and the gate dielectric layer 32 may be substantially prevented in the NMOS region. Therefore, a threshold voltage Vt and a flat-band voltage Vfb may be stabilized and the reliability of the device may be improved.
- the P-type dipole capping layer is formed in the PMOS region to control a threshold voltage and stabilize a flat-band voltage. Therefore, the adequate reliability of the device may be obtained.
- the threshold voltage may be controlled in the PMOS region, and an interface reaction may be substantially prevented in the NMOS region.
- an oxidation reaction and diffusion between the metal gate layer ad the gate dielectric layer may be substantially prevented, and the formation of silicide at the interface between the polysilicon gate and the gate dielectric layer may be substantially prevented.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
A method for fabricating a semiconductor device includes forming a gate dielectric layer over a substrate, forming a dipole capping layer over the gate dielectric layer, stacking a metal gate layer and a polysilicon layer over the dipole capping layer, and forming a gate pattern by etching the polysilicon layer, the metal gate layer, the dipole capping layer, and the gate dielectric layer.
Description
- The present application claims priority of Korean Patent Application No. 10-2010-0128321, filed on Dec. 15, 2010, which is incorporated herein by reference in its entirety.
- 1. Field
- Exemplary embodiments of the present invention relate to a semiconductor fabrication technology, and more particularly, to a semiconductor device and a method for fabricating the same.
- 2. Description of the Related Art
- With the development of technology, the integration degree of elements is increasing twofold every two years, and currently, under-45 nm processes are used. In the case of DRAMs, the cell size has been reduced to less than 100 nm. By using nano-size elements, high integration, high driving speed, and low power consumption are achieved.
- As the gate elements of DRAM and logic devices are reduced in size, obtaining a sufficient drain current is a significant issue because of a limit in channel widths. Furthermore, an increase in leakage current due to a reduction in thickness of a gate dielectric layer may interfere with device operations. Therefore, a method of reducing a leakage current is useful.
- Accordingly, a method of using a gate material as a gate dielectric layer with a higher dielectric constant is being developed. For example, as a material having a dielectric constant larger than 3.9 and multi-functional properties including thermal stability at high temperature, hafnium silicate, hafnium silicon oxynitride, hafnium oxide or the like may be used as the gate dielectric layer.
- However, when a hafnium-based dielectric is used in fabricating NMOS and PMOS elements, a threshold voltage may vary. The threshold voltage variation may occur when the Fermi level of polysilicon is pinned immediately below a conduction band by an interaction between the hafnium-based gate dielectric and the polysilicon interface. This phenomenon is referred to Fermi level pinning and causes a threshold voltage variation. In particular, a variation in threshold voltage and flat-band voltage of the PMOS element is larger than that of the NMOS element due to Fermi level pinning.
- When a high-k gate is used as a gate dielectric layer in the NMOS element, a metal gate having a low work function is to be used to suppress a threshold voltage variation. However, polysilicon is used as a gate conductor of the NMOS element for obtaining stable operations despite thermal degradation of the metal gate having a low work function and for reducing process complexity due to the use of dual metals.
- However, since a silicide reaction occurring at the interface between the polysilicon and the gate dielectric deteriorates the above-described structure, polysilicon is not used.
- In the case of the PMOS element, when a high-k gate dielectric is used as a gate dielectric layer, a threshold voltage variation may be largely controlled by forming a metal gate having a high work function, such as titanium aluminum nitride (TiAlN), over the gate dielectric. TiAlN exhibits more stable oxidation resistance at high temperature than TiN and maintains electrical conductivity without being oxidized in an oxidation atmosphere.
- However, TiAlN becomes oxidized at 700° C. or more, and Al of the metal gate is diffused into a layer where an oxidation reaction may occur. Al may cause an oxidation reaction with oxygen existing in gate oxide under the metal gate, and metal gate elements may be diffused into the gate oxide and the substrate layer to form a trap. Furthermore, the dielectric property of the gate oxide and the property and mobility of the work function of the metal gate may be degraded by the interaction between the gate oxide and the metal gate.
- An actual gate element is subjected to a heat treatment process at temperature of 1,000° C., during the source/drain formation. In this case, the interaction between the gate oxide and the metal gate having a high work function such as TiAlN may occur. Therefore, it is useful to have a method and structure capable of substantially preventing the interaction between a high-k gate oxide and a metal gate layer having a high work function while maintaining the stability of the threshold voltage and the flat-band voltage for a PMOS element including the two layers.
- Exemplary embodiments of the present invention are directed to a semiconductor device capable of stabilizing a threshold voltage and a flat-band voltage and securing the reliability of the device and a method of fabricating the same.
- In accordance with an exemplary embodiment of the present invention, a method for fabricating a semiconductor device includes: forming a gate dielectric layer over a substrate; forming a dipole capping layer over the gate dielectric layer; stacking a metal gate layer and a polysilicon layer over the dipole capping layer; and forming a gate pattern by etching the polysilicon layer, the metal gate layer, the dipole capping layer, and the gate dielectric layer.
- In accordance with another exemplary embodiment of the present invention, a method for fabricating a semiconductor device include: forming a gate dielectric layer over a substrate having NMOS and PMOS regions; forming dipole capping layers having different thicknesses over the gate dielectric layer in the NMOS and PMOS regions, respectively; forming a metal gate layer over the dipole capping layer of the PMOS region; forming a polysilicon layer over the dipole capping layer of the NMOS region and the metal gate layer of the PMOS region; and forming gate patterns in the NMOS and PMOS regions, respectively, through patterning.
- In accordance with yet another exemplary embodiment of the present invention, a semiconductor device includes: a gate dielectric layer formed over a substrate; a dipole capping layer formed over the gate dielectric layer; a metal gate layer formed over the dipole capping layer; and a gate pattern having a polysilicon layer formed over the metal gate layer.
- In accordance with still another exemplary embodiment of the present invention, a method for fabricating a semiconductor device include: forming a gate dielectric layer over a substrate having NMOS and PMOS regions; forming a dipole capping layer over the gate dielectric layer in the NMOS and PMOS regions; forming a metal gate layer over the dipole capping layer of the PMOS region; forming a polysilicon layer over the dipole capping layer of the NMOS region and the metal gate layer of the PMOS region; and forming gate patterns in the NMOS and PMOS regions, respectively, through pattering.
-
FIG. 1 is a cross-sectional view illustrating a semiconductor device in accordance with a first exemplary embodiment of the present invention. -
FIGS. 2A to 2H are cross-sectional views illustrating a method for fabricating a semiconductor device inFIG. 1 in accordance with the first exemplary embodiment of the present invention. -
FIGS. 3A to 3G are cross-sectional views illustrating another method for fabricating a semiconductor device inFIG. 1 in accordance with the first exemplary embodiment of the present invention. -
FIG. 4 is a cross-sectional view illustrating a semiconductor device in accordance with a second exemplary embodiment of the present invention. -
FIGS. 5A to 5E are cross-sectional views illustrating a method for fabricating a semiconductor device inFIG. 4 in accordance with the second exemplary embodiment of the present invention. - Exemplary embodiments of the present invention will be described below in more detail with reference to the accompanying drawings. The present invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the present invention to those skilled in the art. Throughout the disclosure, like reference numerals refer to like parts throughout the various figures and embodiments of the present invention.
- The drawings are not necessarily to scale and in some instances, proportions may have been exaggerated in order to clearly illustrate features of the embodiments. When a first layer is referred to as being “on” a second layer or “on” a substrate, it not only refers to a case where the first layer is formed directly on the second layer or the substrate but also a case where a third layer exists between the first layer and the second layer or the substrate.
-
FIG. 1 is a cross-sectional view illustrating a semiconductor device in accordance with a first exemplary embodiment of the present invention. - Referring to
FIG. 1 , anisolation layer 11 is formed in asubstrate 10 having NMOS and PMOS regions, and gate patterns are formed on thesubstrate 10 at the NMOS and PMOS regions, respectively. - The gate pattern of the NMOS region has a stacked structure of a gate
dielectric layer 12, a seconddipole capping layer 13B having a smaller thickness than a firstdipole capping layer 13A, and apolysilicon gate 17B, and the gate pattern of the PMOS region has a stacked structure of the gatedielectric layer 12, the firstdipole capping layer 13A, ametal gate layer 15A, and apolysilicon gate 17A. - A
gate spacer 18 is formed on sidewalls of the respective gate patterns of the NMOS and PMOS regions, and a source/drain region 19 is formed in thesubstrate 10 at both sides of the gate pattern. - The gate
dielectric layer 12 of the NMOS and PMOS regions includes a single layer or multilayer. For example, the gatedielectric layer 12 has a single layer structure of a high-k dielectric layer or a multilayer structure including a high-k dielectric layer. The multilayer structure may include a structure in which a high-k dielectric layer is stacked on an oxide silicon layer (SiO2) or an oxynitride silicon layer (SiON). According to an example, the oxide silicon layer or oxynitride silicon layer is formed to a thickness of 1 nm or less. - Furthermore, the high-k dielectric layer is formed of a dielectric material having a dielectric constant of 3.9 or more. For example, the high-k dielectric layer includes any one layer or two or more layers selected from the group consisting of hafnium silicate, hafnium silicon oxynitride, hafnium oxide, zirconium oxide, titanium oxide, lanthanum oxide, hafnium aluminum oxide, strontium titanium oxide, and is formed to a thickness of 1 nm to 3 nm.
- The first and second
dipole capping layers - The first and second
dipole capping layers dipole capping layer 13B of the NMOS region is formed to a thickness equal to or less than a dipole critical thickness (for example, a thickness of 0.3 nm or less), and the firstdipole capping layer 13A of the PMOS region is formed to more than the dipole critical thickness (for example, a thickness of 0.5 nm to 1.5 nm). - The
metal gate layer 15A of the PMOS region includes any one layer or two or more layers selected from the group consisting of titanium nitride, titanium aluminum nitride, tantalum nitride, titanium silicon nitride, tantalum silicon nitride, tantalum titanium nitride, titanium silicide, and hafnium nitride. - As the first and second
dipole capping layers gate dielectric layer 12 and the gate conductor (the polysilicon gate of the NMOS region and the metal gate layer of the PMOS region) is substantially prevented, and a threshold voltage Vt and a flat-band voltage Vfb are stabilized. - In particular, the first
dipole capping layer 13A of the PMOS region is formed to more than the dipole critical thickness to stabilize the threshold voltage and the flat-band voltage. Simultaneously, the firstdipole capping layer 13A of the NMOS region is formed to the dipole critical thickness or less to substantially prevent the degradation of the threshold voltage and the flat-band voltage caused by a P-type capping effect. -
FIGS. 2A to 2H are cross-sectional views illustrating a method for fabricating a semiconductor device inFIG. 1 in accordance with the first embodiment of the present invention. For purposes of illustration, the same reference numerals as those ofFIG. 1 will be used. - Referring to
FIG. 2A , anisolation layer 11 is formed in asubstrate 10 having NMOS and PMOS regions. Theisolation layer 11 may be formed by a shallow trench isolation (STI) process. - A
gate dielectric layer 12 is formed on thesubstrate 10. Thegate dielectric layer 12 includes a single layer or multiple layers. For example, the gateelectric layer 12 may have a single layer structure of a high-k dielectric layer or a multilayer structure including a high-k dielectric layer. The multilayer structure may include a structure in which a high-k dielectric layer is stacked on an oxide silicon layer (SiO2) or oxynitride silicon layer (SiON). At this time, the oxide silicon layer or oxynitride silicon layer is formed to a thickness of 1 nm or less. - Furthermore, the high-k dielectric layer is formed of a dielectric material having a dielectric constant of 3.9 or more. For example, the high-k dielectric layer may include any one layer or two or more layers selected from the group consisting of hafnium silicate, hafnium silicon oxynitride, hafnium oxide, zirconium oxide, titanium oxide, lanthanum oxide, hafnium aluminum oxide, strontium titanium oxide, and is formed to a thickness of 1 nm to 3 nm.
- Referring to
FIG. 2B , adipole capping layer 13 is formed on thegate dielectric layer 12. Thedipole capping layer 13 serves to substantially prevent an interaction between thegate dielectric layer 12 and a subsequent gate conductor and stabilize a threshold voltage and a flat-band voltage by differentiating a dipole capping effect. - The
dipole capping layer 13 is formed of a metal insulator. According to an example, the metal insulator may include any one selected from the group consisting of aluminum oxide (Al2O3), aluminum oxynitride (AlON), and aluminum nitride (AlN), and is formed to a thickness of 0.5 nm to 1.5 nm. - A
first mask pattern 14 is formed on thedipole capping layer 13 of the PMOS region. Thefirst mask pattern 14 serves to protect thedipole capping layer 13 of the PMOS region and is provided to selectively remove only thecapping layer 13 of the NMOS region. Thefirst mask pattern 14 is formed of a material having an etching selectivity with thedipole capping layer 13. - Referring to
FIG. 2C , the dipole capping layer 13 (refer toFIG. 2B ) of the NMOS region is selectively removed. Therefore, thedipole capping layer 13 remains only on thegate dielectric layer 12 of the PMOS region, and the remainingdipole capping layer 13 is referred to as a firstdipole capping layer 13A. - Referring to
FIG. 2D , a seconddipole capping layer 13B is grown on thegate dielectric layer 12 of the NMOS region. The seconddipole capping layer 13B may be formed of the same material as or a different material from the firstdipole capping layer 13A. That is, the seconddipole capping layer 13B may be formed of the same material as the first dipole capping layer, but may be formed to a dipole critical thickness or less so that a P-type dipole effect is not exhibited. Alternatively, the seconddipole capping layer 13B may be formed of an N-type dipole capping layer. - The second
dipole capping layer 13B formed of the same material as the firstdipole capping layer 13A may be formed to a smaller thickness than the firstdipole capping layer 13A. Here, when the thickness of the firstdipole capping layer 13A is represented by T12 and the thickness of the seconddipole capping layer 13B is represented by T11, a relation of T12>T11 may be established. The seconddipole capping layer 13B may be formed to the critical thickness or less so that a dipole effect is not exhibited (for example, a thickness of 0.3 nm or less). - Referring to
FIG. 2E , a metalgate conductor layer 15 is formed on the first and seconddipole capping layers - The metal
gate conductor layer 15 may include any one layer or two or more layers selected from the group consisting of titanium nitride, titanium aluminum nitride, tantalum nitride, titanium silicon nitride, tantalum silicon nitride, tantalum titanium nitride, titanium silicide, and hafnium nitride. - A
second mask pattern 16 is formed on the metalgate conductor layer 15 of the PMOS region. Thesecond mask pattern 16 is formed by the following process: a photoresist layer is applied on the metalgate conductor layer 15 and then patterned through exposure and development so as to remain only on the metalgate conductor layer 15 of the PMOS region. - Referring to
FIG. 2F , the metal gate conductor layer 15 (refer toFIG. 2E ) of the NMOS region is removed by using thesecond mask pattern 16 as an etching barrier such that the metal gateconductive layer 15 remains only on the firstdipole capping layer 13A of the PMOS region. - The metal
gate conductor layer 15 remaining on the firstdipole capping layer 13A of the PMOS region is hereafter referred to asmetal gate layer 15A. - As the
metal gate layer 15A having a high work function is additionally formed in the PMOS region, silicide may be prevented from being formed at the interface with a subsequent polysilicon layer. Therefore, a phenomenon in which a larger threshold voltage variation occurs in the PMOS region than the NMOS region due to Fermi level pinning depending on the silicide may be prevented. - Referring to
FIG. 2G , apolysilicon layer 17 is formed on the seconddipole capping layer 13B of the NMOS region and themetal gate layer 15A of the PMOS region. - Although not illustrated, ion impurities may be implanted into the
polysilicon layer 17 depending on the NMOS region or PMOS region. - Referring to
FIG. 2H , patterning is performed on the NMOS region and the PMOS region, respectively, to form gate patterns. - The gate pattern of the NMOS region has a stacked structure of the
gate dielectric layer 12, the seconddipole capping layer 13B having a smaller thickness than the firstdipole capping layer 13A, and thepolysilicon gate 17B, and the gate pattern of the PMOS region has a stacked structure of thegate dielectric layer 12, the firstdipole capping layer 13A, themetal gate layer 15A, and thepolysilicon gate 17A. - A
gate spacer 18 is formed on sidewalls of the respective gate patterns of the NMOS and PMOS regions. - Ion impurities are implanted into the
substrate 10 at both sides of the gate pattern to form a source/drain region 19. - As the first and second
dipole capping layers gate dielectric layer 12 and the gate conductors (the polysilicon gate of the NMOS region and the metal gate layer of the PMOS region) may be prevented and a threshold voltage Vt and a flat-band voltage Vfb may be stabilized. - In particular, the first
dipole capping layer 13A of the PMOS region may be formed to have a thickness larger than the dipole critical thickness to stabilize the threshold voltage and the flat-band voltage through P-type dipole capping. Simultaneously, the firstdipole capping layer 13A of the NMOS region may be formed to the dipole critical thickness or less to substantially prevent the degradation of threshold voltage and flat-band voltage caused by a P-type capping effect. -
FIGS. 3A to 3G are cross-sectional views illustrating another method for fabricating a semiconductor device inFIG. 1 in accordance with the first embodiment of the present invention. For purposes of illustration, the same reference numerals as those ofFIG. 1 will be used. - Referring to
FIG. 3A , anisolation layer 11 is formed in asubstrate 10 having NMOS and PMOS regions. Theisolation layer 11 may be formed by an STI process. - A
gate dielectric layer 12 is formed on thesubstrate 10. Thegate dielectric layer 12 includes a single layer or multiple layers. For example, the gateelectric layer 12 may have a single layer structure of a high-k dielectric layer or a multilayer structure including a high-k dielectric layer. The multilayer structure may include a structure in which a high-k dielectric layer is stacked on an oxide silicon layer (SiO2) or oxynitride silicon layer (SiON). At this time, the oxide silicon layer or oxynitride silicon layer is formed to a thickness of 1 nm or less. - Furthermore, the high-k dielectric layer is formed of an insulator having a dielectric constant of 3.9 or more. For example, the high-k dielectric layer may include any one layer or two or more layers selected from the group consisting of hafnium silicate, hafnium silicon oxynitride, hafnium oxide, zirconium oxide, titanium oxide, lanthanum oxide, hafnium aluminum oxide, strontium titanium oxide, and is formed to a thickness of 1 nm to 3 nm.
- Referring to
FIG. 3B , adipole capping layer 13 is formed on thegate dielectric layer 12. Thedipole capping layer 13 serves to substantially prevent an interaction between thegate dielectric layer 12 and a subsequent gate conductor and stabilize a threshold voltage and a flat-band voltage by differentiating a dipole capping effect. - The
dipole capping layer 13 is formed of any one selected from the group consisting of Al2O3, AlON, and AlN, for example, and is formed to a thickness of 0.5 nm to 1.5 nm. - A
first mask pattern 14 is formed on thedipole capping layer 13 of the PMOS region. Thefirst mask pattern 14 serves to protect thedipole capping layer 13 of the PMOS region and is provided to selectively remove only thecapping layer 13 of the NMOS region. Thefirst pattern 14 is formed of a material having an etching selectivity with thedipole capping layer 13. - Referring to
FIG. 3C , the dipole capping layer 13 (refer toFIG. 3B ) of the NMOS region is etched by a desired thickness. The etcheddipole capping layer 13 of the NMOS region is referred to as a seconddipole capping layer 13B, and thedipole capping layer 13 of the PMOS region, which is not etched, is referred to as a firstdipole capping layer 13A. - The second
dipole capping layer 13B of the NMOS region is formed to a critical thickness or less where a dipole effect is not exhibited. For example, the etching process may be performed in such a manner that the seconddipole capping layer 13B of the NMOS region remains to a thickness of at least 0.3 nm. Therefore, the dipole capping layer 13 (refer toFIG. 3B ) is etched by a thickness of 0.2 nm to 1.2 nm. The etching process for thedipole capping layer 13 may be performed by wet etching. - Referring to
FIG. 3D , a metalgate conductor layer 15 is formed on the first and seconddipole capping layers - The metal
gate conductor layer 15 may include any one layer or two or more layers selected from the group consisting of titanium nitride, titanium aluminum nitride, tantalum nitride, titanium silicon nitride, tantalum silicon nitride, tantalum titanium nitride, titanium silicide, and hafnium nitride. - A
second mask pattern 16 is formed on the metalgate conductor layer 15 of the PMOS region. Thesecond mask pattern 16 is formed by the following process: a photoresist layer is applied on the metalgate conductor layer 15 and then patterned through exposure and development so as to remain only on the metalgate conductor layer 15 of the PMOS region. - Referring to
FIG. 3E , the metal gate conductor layer 15 (refer toFIG. 3D ) of the NMOS region is removed by using thesecond mask pattern 16 as an etching barrier such that the metal gateconductive layer 15 remains only on the firstdipole capping layer 13A of the PMOS region. - The metal gate conductor layer 15 (refer to
FIG. 3D ) remaining on the firstdipole capping layer 13A of the PMOS region is hereafter referred to as ametal gate layer 15A. - As the
metal gate layer 15A having a high work function is additionally formed in the PMOS region, silicide may be prevented from being formed at the interface with a subsequent polysilicon layer. Therefore, a phenomenon in which a larger threshold voltage variation occurs in the PMOS region than the NMOS region due to Fermi level pinning depending on the silicide may be controlled. - Referring to
FIG. 3F , apolysilicon layer 17 is formed on the seconddipole capping layer 13B of the NMOS region and themetal gate layer 15A of the PMOS region. - Although not illustrated, ion impurities may be implanted into the
polysilicon layer 17 depending on the NMOS region or PMOS region. - Referring to
FIG. 3G , patterning is performed on the NMOS region and the PMOS region, respectively, to form gate patterns. - The gate pattern of the NMOS region has a stacked structure of the
gate dielectric layer 12, the seconddipole capping layer 13B having a smaller thickness than the firstdipole capping layer 13A, and thepolysilicon gate 17B, and the gate pattern of the PMOS region has a stacked structure of thegate dielectric layer 12, the firstdipole capping layer 13A, themetal gate layer 15A, and thepolysilicon gate 17A. - A
gate spacer 18 is formed on sidewalls of the respective gate patterns of the NMOS and PMOS regions. - Ion impurities are implanted into the
substrate 10 at both sides of the gate pattern to form a source/drain region 19. - As the first and second
dipole capping layers gate dielectric layer 12 and the gate conductors (the polysilicon gate of the NMOS region and the metal gate layer of the PMOS region) may be prevented and a threshold voltage Vt and a flat-band voltage Vfb may be stabilized. - In particular, the first
dipole capping layer 13A of the PMOS region may be formed to more than the dipole critical thickness to stabilize the threshold voltage and the flat-band voltage through P-type dipole capping. Simultaneously, the firstdipole capping layer 13A of the NMOS region may be formed to the dipole critical thickness or less to substantially prevent the degradation of threshold voltage and flat-band voltage caused by a P-type capping effect. -
FIG. 4 is a cross-sectional view illustrating a semiconductor device in accordance with a second embodiment of the present invention. - Referring to
FIG. 4 , anisolation layer 31 is formed in asubstrate 30 having NMOS and PMOS regions. Gate patterns are formed on thesubstrate 30 at the NMOS and PMOS regions, respectively. - The gate pattern of the NMOS region has a stacked structure of a
gate dielectric layer 32, adipole capping layer 33, and apolysilicon gate 36B, and the gate pattern of the PMOS region has a stacked structure of agate dielectric layer 32, adipole capping layer 33, ametal gate layer 34A, and apolysilicon gate 36A. - A
gate spacer 37 is formed on sidewalls of the respective gate patterns of the NMOS and PMOS regions, and a source/drain region 38 is formed in thesubstrate 10 at both sides of the gate pattern. - The
gate dielectric layer 32 of the NMOS and PMOS regions includes a single layer or multilayer. For example, thegate dielectric layer 32 has a single layer structure of a high-k dielectric layer or a multilayer structure including a high-k dielectric layer. The multilayer structure may include a structure in which a high-k dielectric layer is stacked on an oxide silicon layer (SiO2) or an oxynitride silicon layer (SiON). At this time, the oxide silicon layer or oxynitride silicon layer is formed to a thickness of 1 nm or less. - Furthermore, the high-k dielectric layer is formed of a dielectric material having a dielectric constant of 3.9 or more. For example, the high-k dielectric layer includes any one layer or two or more layers selected from the group consisting of hafnium silicate, hafnium silicon oxynitride, hafnium oxide, zirconium oxide, titanium oxide, lanthanum oxide, hafnium aluminum oxide, strontium titanium oxide, and is formed to a thickness of 1 nm to 3 nm.
- The dipole capping layers 33 of the PMOS and NMOS regions may be formed of a dielectric layer having a dielectric constant of eight or more, and forms a serial structure with the
gate dielectric layer 32 thereunder to minimize a reduction of the gate dielectric. In particular, thedipole capping layer 33 may be formed to the dipole critical thickness or less (for example, 0.3 nm or less. - The
metal gate layer 34A of the PMOS region includes any one layer or two or more layers selected from the group consisting of titanium nitride, titanium aluminum nitride, tantalum nitride, titanium silicon nitride, tantalum silicon nitride, tantalum titanium nitride, titanium silicide, and hafnium nitride. - As the
dipole capping layers 33 having a dipole critical thickness or less are formed on the gate dielectric layers 32 of the PMOS and NMOS regions, respectively, an interaction and diffusion between thegate dielectric layer 32 and themetal gate layer 34A having a high work function may be substantially prevented in the PMOS region, and the formation of silicide at the interface between thepolysilicon gate 36B and thegate dielectric layer 32 is substantially prevented in the NMOS region. Therefore, a threshold voltage Vt and a flat-band voltage Vfb may be stabilized and the reliability of the device may be improved. -
FIGS. 5A to 5E are cross-sectional views illustrating a method for fabricating a semiconductor device in accordance with the second embodiment of the present invention.FIGS. 5A to 5E are diagrams illustrating a method for fabricating the semiconductor device illustrated inFIG. 4 . For purposes of illustration, the same reference numerals as those ofFIG. 4 will be used. - Referring to
FIG. 5A , anisolation layer 31 is formed in asubstrate 30 having NMOS and PMOS regions. Theisolation layer 31 may be formed by an STI process. - A
gate dielectric layer 32 is formed on thesubstrate 30. Thegate dielectric layer 32 includes a single layer or multiple layers. For example, the gateelectric layer 32 may have a single layer structure of a high-k dielectric layer or a multilayer structure including a high-k dielectric layer. The multilayer structure may include a structure in which a high-k dielectric layer is stacked on an oxide silicon layer (SiO2) or oxynitride silicon layer (SiON). At this time, the oxide silicon layer or oxynitride silicon layer is formed to a thickness of 1 nm or less. - Furthermore, the high-k dielectric layer is formed of a dielectric layer having a dielectric constant of 3.9 or more. For example, the high-k dielectric layer may include any one layer or two or more layers selected from the group consisting of hafnium silicate, hafnium silicon oxynitride, hafnium oxide, zirconium oxide, titanium oxide, lanthanum oxide, hafnium aluminum oxide, strontium titanium oxide, and is formed to a thickness of 1 nm to 3 nm.
- A
dipole capping layer 33 is formed on thegate dielectric layer 32. Thedipole capping layer 33 serves to substantially prevent an interaction between thegate dielectric layer 12 and a subsequent gate conductor. - The
dipole capping layer 33 may be formed of a dielectric layer having a dielectric constant of 8 or more, and formed to the same thickness (T31=T32) for the NMOS and PMOS regions. In particular, thedipole capping layer 33 may be formed to the dipole critical thickness or less (for example, 0.3 nm or less). - Referring to
FIG. 5B , a metalgate conductor layer 34 is formed on thedipole capping layer 33. - The metal
gate conductor layer 34 may include any one layer or two or more layers selected from the group consisting of titanium nitride, titanium aluminum nitride, tantalum nitride, titanium silicon nitride, tantalum silicon nitride, tantalum titanium nitride, titanium silicide, and hafnium nitride. - A
mask pattern 35 is formed on the metalgate conductor layer 34 of the PMOS region. Themask pattern 35 is formed by the following process: a photoresist layer is applied on the metalgate conductor layer 34 and then patterned through exposure and development so as to remain only on the metalgate conductor layer 34 of the PMOS region. - Referring to
FIG. 5C , the metal gate conductor layer 34 (refer toFIG. 5B ) of the NMOS region is removed by using themask pattern 35 as an etching barrier such that the metal gateconductive layer 34 remains only on thedipole capping layer 33 of the PMOS region. - The metal
gate conductor layer 34 remaining on the firstdipole capping layer 13A of the PMOS region is hereafter referred to as ametal gate layer 34A. - As the
metal gate layer 34A having a high work function is additionally formed in the PMOS region, silicide may be prevented from being formed at the interface with a subsequent polysilicon layer. Therefore, a phenomenon in which a larger threshold voltage variation occurs in the PMOS region than the NMOS region due to Fermi level pinning depending on the silicide may be controlled. - Referring to
FIG. 5D , apolysilicon layer 36 is formed on thedipole capping layer 33 of the NMOS region and themetal gate layer 34A of the PMOS region. - Although not illustrated, ion impurities may be implanted into the
polysilicon layer 36 depending on the NMOS region or PMOS region. - Referring to
FIG. 5E , patterning is performed on the NMOS region and the PMOS region, respectively, to form gate patterns. - The gate pattern of the NMOS region has a stacked structure of the
gate dielectric layer 32, thedipole capping layer 33, and thepolysilicon gate 36B, and the gate pattern of the PMOS region has a stacked structure of thegate dielectric layer 32, thedipole capping layer 33, themetal gate layer 34A, and thepolysilicon gate 36A. - A
gate spacer 37 is formed on sidewalls of the respective gate patterns of the NMOS and PMOS regions. - Ion impurities are implanted into the
substrate 30 at both sides of the gate pattern to form a source/drain region 38. - As the
dipole capping layers 33 having a dipole critical thickness or less are formed on the gate dielectric layers 32 of the PMOS and NMOS regions, respectively, an interaction and diffusion between thegate dielectric layer 32 and themetal gate layer 34A having a high work function may be substantially prevented in the PMOS region, and the formation of silicide at the interface between thepolysilicon gate 36B and thegate dielectric layer 32 may be substantially prevented in the NMOS region. Therefore, a threshold voltage Vt and a flat-band voltage Vfb may be stabilized and the reliability of the device may be improved. - In accordance with the embodiments of the present invention, the P-type dipole capping layer is formed in the PMOS region to control a threshold voltage and stabilize a flat-band voltage. Therefore, the adequate reliability of the device may be obtained.
- Furthermore, as the dipole capping layer having different thicknesses are formed in the PMOS and NMOS regions, respectively, the threshold voltage may be controlled in the PMOS region, and an interface reaction may be substantially prevented in the NMOS region.
- Furthermore, an oxidation reaction and diffusion between the metal gate layer ad the gate dielectric layer may be substantially prevented, and the formation of silicide at the interface between the polysilicon gate and the gate dielectric layer may be substantially prevented.
- While the present invention has been described with respect to the specific embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention as defined in the following claims.
Claims (21)
1. A method for fabricating a semiconductor device, comprising:
forming a gate dielectric layer over a substrate;
forming a dipole capping layer over the gate dielectric layer;
stacking a metal gate layer and a polysilicon layer over the dipole capping layer; and
forming a gate pattern by etching the polysilicon layer, the metal gate layer, the dipole capping layer, and the gate dielectric layer.
2. The method of claim 1 , wherein, when the substrate comprises a PMOS region and the dipole capping is formed in the PMOS region, the dipole capping layer is formed of a P-type dipole capping layer.
3. The method of claim 1 , where, when the substrate comprises an NMOS region and the dipole capping is formed in the NMOS region, the dipole capping layer is formed of an N-type dipole capping layer.
4. The method of claim 2 , wherein the dipole capping layer comprises a metal insulator.
5. The method of claim 2 , wherein the dipole capping layer comprises any one selected from the group consisting of aluminum oxide (Al2O3), aluminum oxynitride (AlON), and aluminum nitride (AlN).
6. A method for fabricating a semiconductor device, comprising:
forming a gate dielectric layer over a substrate having NMOS and PMOS regions;
forming dipole capping layers having different thicknesses over the gate dielectric layer in the NMOS and PMOS regions, respectively;
forming a metal gate layer over the dipole capping layer of the PMOS region;
forming a polysilicon layer over the dipole capping layer of the NMOS region and the metal gate layer of the PMOS region; and
forming gate patterns in the NMOS and PMOS regions, respectively, through patterning.
7. The method of claim 6 , wherein the dipole capping layer is formed of a metal insulator.
8. The method of claim 6 , wherein the dipole capping layer comprises any one selected from the group consisting of Al2O3, AlON, and AlN.
9. The method of claim 6 , wherein the dipole capping layer of the NMOS region is formed with a smaller thickness than the dipole capping layer of the PMOS region.
10. The method of claim 9 , wherein the dipole capping layer of the NMOS region is formed with a thickness equal to or less than a dipole critical thickness.
11. The method of claim 9 , wherein the dipole capping layer of the NMOS region is formed to a thickness of 0.3 nm or less.
12. The method of claim 9 , wherein the dipole capping layer of the PMOS region is formed to a thickness of 0.5 nm to 1.5 nm.
13. The method of claim 6 , wherein the metal gate layer comprises any one layer or tow or more layers selected from the group consisting of titanium nitride, titanium aluminum nitride, tantalum nitride, titanium silicon nitride, tantalum silicon nitride, tantalum titanium nitride, titanium silicide, and hafnium nitride.
14. The method of claim 6 , wherein the forming of the dipole capping layers comprises:
forming a first dipole capping layer over the gate dielectric layer of the NMOS and PMOM regions;
selectively removing the first dipole capping layer of the NMOS region; and
growing a second dipole capping layer over the gate dielectric layer of the NMOS region such that the second dipole capping layer has a smaller thickness than the first dipole capping layer.
15. The method of claim 6 , wherein the forming of the dipole capping layers comprises:
forming a dipole capping layer over the gate dielectric layer at the NMOS and PMOS regions; and
etching the dipole capping layer of the NMOS region.
16. A semiconductor device comprising:
a gate dielectric layer formed over a substrate;
a dipole capping layer formed over the gate dielectric layer;
a metal gate layer formed over the dipole capping layer; and
a gate pattern having a polysilicon layer formed over the metal gate layer.
17. The semiconductor device of claim 16 , wherein the dipole capping layer comprises a metal insulator.
18. The semiconductor device of claim 16 , wherein the dipole capping layer comprises any one selected from the group consisting of Al2O3, AlON, and AlN.
19. The semiconductor device of claim 16 , wherein the substrate comprises a PMOS region.
20. A method for fabricating a semiconductor device, comprising:
forming a gate dielectric layer over a substrate having NMOS and PMOS regions;
forming a dipole capping layer over the gate dielectric layer in the NMOS and PMOS regions;
forming a metal gate layer over the dipole capping layer of the PMOS region;
forming a polysilicon layer over the dipole capping layer of the NMOS region and the metal gate layer of the PMOS region; and
forming gate patterns in the NMOS and PMOS regions, respectively, through pattering.
21. The method of claim 20 , wherein the dipole capping layer is formed of a dielectric layer having a dielectric constant of 8 or more.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2010-0128321 | 2010-12-15 | ||
KR1020100128321A KR101164973B1 (en) | 2010-12-15 | 2010-12-15 | Semiconductor device and method for fabricating the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120153406A1 true US20120153406A1 (en) | 2012-06-21 |
Family
ID=46233279
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/223,542 Abandoned US20120153406A1 (en) | 2010-12-15 | 2011-09-01 | Semiconductor device and method for fabricating the same |
Country Status (2)
Country | Link |
---|---|
US (1) | US20120153406A1 (en) |
KR (1) | KR101164973B1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9892923B2 (en) | 2014-12-22 | 2018-02-13 | Imec Vzw | Method for tuning the effective work function of a metal |
US10177042B2 (en) | 2015-10-21 | 2019-01-08 | Samsung Electronics Co., Ltd. | Semiconductor device and method for fabricating the same |
US11296078B2 (en) | 2018-11-02 | 2022-04-05 | Samsung Electronics Co., Ltd. | Semiconductor device |
US11791218B2 (en) * | 2020-05-20 | 2023-10-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dipole patterning for CMOS devices |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070178634A1 (en) * | 2006-01-31 | 2007-08-02 | Hyung Suk Jung | Cmos semiconductor devices having dual work function metal gate stacks |
US20100001348A1 (en) * | 2008-07-01 | 2010-01-07 | Riichirou Mitsuhashi | Semiconductor device and fabrication method for the same |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100568540B1 (en) | 2004-08-12 | 2006-04-07 | 삼성전자주식회사 | Fabrication methods of a semiconductor device having multi-gate patterns |
JP2009141168A (en) | 2007-12-07 | 2009-06-25 | Panasonic Corp | Semiconductor device and method of manufacturing the same |
-
2010
- 2010-12-15 KR KR1020100128321A patent/KR101164973B1/en not_active IP Right Cessation
-
2011
- 2011-09-01 US US13/223,542 patent/US20120153406A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070178634A1 (en) * | 2006-01-31 | 2007-08-02 | Hyung Suk Jung | Cmos semiconductor devices having dual work function metal gate stacks |
US20100001348A1 (en) * | 2008-07-01 | 2010-01-07 | Riichirou Mitsuhashi | Semiconductor device and fabrication method for the same |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9892923B2 (en) | 2014-12-22 | 2018-02-13 | Imec Vzw | Method for tuning the effective work function of a metal |
US10177042B2 (en) | 2015-10-21 | 2019-01-08 | Samsung Electronics Co., Ltd. | Semiconductor device and method for fabricating the same |
US11296078B2 (en) | 2018-11-02 | 2022-04-05 | Samsung Electronics Co., Ltd. | Semiconductor device |
US11791218B2 (en) * | 2020-05-20 | 2023-10-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dipole patterning for CMOS devices |
Also Published As
Publication number | Publication date |
---|---|
KR20120066955A (en) | 2012-06-25 |
KR101164973B1 (en) | 2012-07-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8173499B2 (en) | Method of fabricating a gate stack integration of complementary MOS device | |
US8294202B2 (en) | Metal gate structure of a semiconductor device | |
US9196611B2 (en) | Reduced substrate coupling for inductors in semiconductor devices | |
US10068992B2 (en) | Semiconductor device including fin FET and manufacturing method thereof | |
JP5135250B2 (en) | Manufacturing method of semiconductor device | |
US20110151655A1 (en) | Metal gate fill and method of making | |
JP2007208260A (en) | Cmos semiconductor device equipped with double work function metallic gate stack | |
US10269659B2 (en) | Semiconductor structure and fabrication method thereof | |
KR102272133B1 (en) | Transistors with different threshold voltages | |
JP2007243009A (en) | Semiconductor device and its manufacturing method | |
US9449883B2 (en) | Semiconductor device and method for manufacturing the same | |
TWI478340B (en) | Semiconductor device and method of fabricating a metal gate structure over a substrate | |
TWI506726B (en) | Superior integrity of high-k metal gate stacks by capping sti regions | |
US10163728B2 (en) | Semiconductor device having a stacked fin structure and manufacturing method thereof | |
JP2007005721A (en) | Semiconductor device and manufacturing method thereof | |
US9691903B2 (en) | Semiconductor device and manufacturing method thereof | |
JP2009152342A (en) | Method of manufacturing semiconductor device | |
JP5203905B2 (en) | Semiconductor device and manufacturing method thereof | |
US9142414B2 (en) | CMOS devices with metal gates and methods for forming the same | |
JP2009267180A (en) | Semiconductor device | |
US20120153406A1 (en) | Semiconductor device and method for fabricating the same | |
JP2008066715A (en) | Semiconductor device and manufacturing method therefor | |
US10388575B2 (en) | Semiconductor devices and fabrication methods thereof | |
CN117637614A (en) | Semiconductor structure and preparation method thereof | |
JP2012156375A (en) | Semiconductor device and manufacturing method of the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PARK, WOO-YOUNG;LEE, KEE-JEUNG;KIM, TAE-YOON;AND OTHERS;REEL/FRAME:026843/0260 Effective date: 20110829 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |