US20120064682A1 - Methods of Manufacturing Three-Dimensional Semiconductor Memory Devices - Google Patents
Methods of Manufacturing Three-Dimensional Semiconductor Memory Devices Download PDFInfo
- Publication number
- US20120064682A1 US20120064682A1 US13/230,447 US201113230447A US2012064682A1 US 20120064682 A1 US20120064682 A1 US 20120064682A1 US 201113230447 A US201113230447 A US 201113230447A US 2012064682 A1 US2012064682 A1 US 2012064682A1
- Authority
- US
- United States
- Prior art keywords
- layer
- layers
- forming
- substrate
- patterns
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 122
- 238000000034 method Methods 0.000 title claims abstract description 118
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 25
- 239000000463 material Substances 0.000 claims abstract description 104
- 239000000758 substrate Substances 0.000 claims abstract description 101
- 239000010409 thin film Substances 0.000 claims abstract description 59
- 239000007789 gas Substances 0.000 claims description 81
- 230000008569 process Effects 0.000 claims description 72
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 47
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 47
- 238000000151 deposition Methods 0.000 claims description 46
- 238000013500 data storage Methods 0.000 claims description 44
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 33
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 31
- 239000000203 mixture Substances 0.000 claims description 19
- 230000008021 deposition Effects 0.000 claims description 18
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims description 15
- 238000010926 purge Methods 0.000 claims description 15
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 claims description 14
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 claims description 11
- 229910001882 dioxygen Inorganic materials 0.000 claims description 11
- 229910000077 silane Inorganic materials 0.000 claims description 11
- GQPLMRYTRLFLPF-UHFFFAOYSA-N Nitrous Oxide Chemical compound [O-][N+]#N GQPLMRYTRLFLPF-UHFFFAOYSA-N 0.000 claims description 10
- 239000012159 carrier gas Substances 0.000 claims description 9
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 claims description 6
- 239000001272 nitrous oxide Substances 0.000 claims description 5
- 238000000059 patterning Methods 0.000 claims description 4
- 238000011068 loading method Methods 0.000 claims description 2
- 230000000149 penetrating effect Effects 0.000 claims 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 claims 2
- 229910021529 ammonia Inorganic materials 0.000 claims 1
- 238000009413 insulation Methods 0.000 description 87
- 230000015654 memory Effects 0.000 description 62
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 26
- 229910052710 silicon Inorganic materials 0.000 description 26
- 239000010703 silicon Substances 0.000 description 26
- 239000012535 impurity Substances 0.000 description 24
- 238000005530 etching Methods 0.000 description 21
- 238000005229 chemical vapour deposition Methods 0.000 description 20
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 19
- 230000000903 blocking effect Effects 0.000 description 19
- 239000002245 particle Substances 0.000 description 16
- 238000006243 chemical reaction Methods 0.000 description 15
- 229910052751 metal Inorganic materials 0.000 description 13
- 239000002184 metal Substances 0.000 description 13
- 238000010586 diagram Methods 0.000 description 11
- 101100058970 Arabidopsis thaliana CALS11 gene Proteins 0.000 description 10
- 101100058964 Arabidopsis thaliana CALS5 gene Proteins 0.000 description 10
- 102100031885 General transcription and DNA repair factor IIH helicase subunit XPB Human genes 0.000 description 10
- 101000920748 Homo sapiens General transcription and DNA repair factor IIH helicase subunit XPB Proteins 0.000 description 10
- 101100049574 Human herpesvirus 6A (strain Uganda-1102) U5 gene Proteins 0.000 description 10
- 101100341076 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) IPK1 gene Proteins 0.000 description 10
- 101150064834 ssl1 gene Proteins 0.000 description 10
- 229910052757 nitrogen Inorganic materials 0.000 description 9
- 238000012546 transfer Methods 0.000 description 9
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 8
- 239000005380 borophosphosilicate glass Substances 0.000 description 8
- 239000005388 borosilicate glass Substances 0.000 description 8
- 239000001301 oxygen Substances 0.000 description 8
- 229910052760 oxygen Inorganic materials 0.000 description 8
- 239000005360 phosphosilicate glass Substances 0.000 description 8
- MGWGWNFMUOTEHG-UHFFFAOYSA-N 4-(3,5-dimethylphenyl)-1,3-thiazol-2-amine Chemical compound CC1=CC(C)=CC(C=2N=C(N)SC=2)=C1 MGWGWNFMUOTEHG-UHFFFAOYSA-N 0.000 description 7
- 239000001257 hydrogen Substances 0.000 description 7
- 229910052739 hydrogen Inorganic materials 0.000 description 7
- 230000010365 information processing Effects 0.000 description 7
- JCXJVPUVTGWSNB-UHFFFAOYSA-N nitrogen dioxide Inorganic materials O=[N]=O JCXJVPUVTGWSNB-UHFFFAOYSA-N 0.000 description 7
- 229910021332 silicide Inorganic materials 0.000 description 7
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 6
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 6
- 230000010354 integration Effects 0.000 description 6
- 150000004767 nitrides Chemical class 0.000 description 6
- 230000002093 peripheral effect Effects 0.000 description 6
- 238000012545 processing Methods 0.000 description 6
- 238000000926 separation method Methods 0.000 description 6
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 6
- 238000000231 atomic layer deposition Methods 0.000 description 5
- 238000006356 dehydrogenation reaction Methods 0.000 description 5
- 239000012774 insulation material Substances 0.000 description 5
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 4
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 4
- 239000008186 active pharmaceutical agent Substances 0.000 description 4
- 239000006227 byproduct Substances 0.000 description 4
- 238000005137 deposition process Methods 0.000 description 4
- 238000005468 ion implantation Methods 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 239000012495 reaction gas Substances 0.000 description 4
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 4
- 229910010271 silicon carbide Inorganic materials 0.000 description 4
- 238000003860 storage Methods 0.000 description 4
- 229910008051 Si-OH Inorganic materials 0.000 description 3
- 229910006358 Si—OH Inorganic materials 0.000 description 3
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 3
- 238000006757 chemical reactions by type Methods 0.000 description 3
- 230000009977 dual effect Effects 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- -1 hydrogen ions Chemical class 0.000 description 3
- 238000002156 mixing Methods 0.000 description 3
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 3
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 3
- 239000005368 silicate glass Substances 0.000 description 3
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Inorganic materials [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- 239000010937 tungsten Substances 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-M Fluoride anion Chemical compound [F-] KRHYYFGTRYWZRS-UHFFFAOYSA-M 0.000 description 2
- 229910018557 Si O Inorganic materials 0.000 description 2
- 229910007991 Si-N Inorganic materials 0.000 description 2
- 229910007264 Si2H6 Inorganic materials 0.000 description 2
- 229910003818 SiH2Cl2 Inorganic materials 0.000 description 2
- 229910003826 SiH3Cl Inorganic materials 0.000 description 2
- 229910006294 Si—N Inorganic materials 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 229910052786 argon Inorganic materials 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- SLLGVCUQYRMELA-UHFFFAOYSA-N chlorosilicon Chemical compound Cl[Si] SLLGVCUQYRMELA-UHFFFAOYSA-N 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000007667 floating Methods 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 description 2
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 2
- 239000001307 helium Substances 0.000 description 2
- 229910052734 helium Inorganic materials 0.000 description 2
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 238000002230 thermal chemical vapour deposition Methods 0.000 description 2
- 230000005641 tunneling Effects 0.000 description 2
- BSYNRYMUTXBXSQ-UHFFFAOYSA-N Aspirin Chemical compound CC(=O)OC1=CC=CC=C1C(O)=O BSYNRYMUTXBXSQ-UHFFFAOYSA-N 0.000 description 1
- IMSOBGJSYSFTKG-PKPIPKONSA-N Lysinoalanine Chemical compound OC(=O)[C@@H](N)CCCCNCC(N)C(O)=O IMSOBGJSYSFTKG-PKPIPKONSA-N 0.000 description 1
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- KOPBYBDAPCDYFK-UHFFFAOYSA-N caesium oxide Chemical compound [O-2].[Cs+].[Cs+] KOPBYBDAPCDYFK-UHFFFAOYSA-N 0.000 description 1
- 229910001942 caesium oxide Inorganic materials 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 229910001873 dinitrogen Inorganic materials 0.000 description 1
- HTXDPTMKBJXEOW-UHFFFAOYSA-N dioxoiridium Chemical compound O=[Ir]=O HTXDPTMKBJXEOW-UHFFFAOYSA-N 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 229910003437 indium oxide Inorganic materials 0.000 description 1
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 description 1
- 238000009616 inductively coupled plasma Methods 0.000 description 1
- 229910000457 iridium oxide Inorganic materials 0.000 description 1
- 238000005224 laser annealing Methods 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 229910000484 niobium oxide Inorganic materials 0.000 description 1
- URLJKFSTXLNXLG-UHFFFAOYSA-N niobium(5+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Nb+5].[Nb+5] URLJKFSTXLNXLG-UHFFFAOYSA-N 0.000 description 1
- 150000002831 nitrogen free-radicals Chemical class 0.000 description 1
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 230000010363 phase shift Effects 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000007261 regionalization Effects 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- 238000007669 thermal treatment Methods 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- 229910052720 vanadium Inorganic materials 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/10—EEPROM devices comprising charge-trapping gate insulators characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
Definitions
- the present inventive concept relates to three-dimensional semiconductor devices and, more particularly, to methods of manufacturing three-dimensional semiconductor memory devices having a plurality of sequentially-stacked thin layers.
- a three-dimensional memory device having a plurality of three-dimensionally arranged memory cells is suggested.
- process technologies which may reduce manufacturing cost per bit to less than that of a two-dimensional semiconductor memory device and realize reliable product characteristics, are required.
- the present disclosure provides methods of manufacturing a three-dimensional semiconductor device with improved reliability and productivity.
- methods of manufacturing a three-dimensional device include: loading a substrate into one chamber; alternately and repeatedly stacking oxide layers and sacrificial layers in the chamber; and unloading the substrate from the chamber, wherein an oxygen gas used to deposit the oxide layers includes nitrous oxide.
- FIG. 1 is a schematic circuit diagram illustrating a cell array of a three-dimensional semiconductor device according to some embodiments of the inventive concept.
- FIG. 2 is a perspective view illustrating a cell array of a three-dimensional semiconductor device according to some embodiment of the inventive concept.
- FIGS. 4A through 4C are diagrams illustrating methods of forming a thin film structure for a three-dimensional semiconductor device according to some embodiments of the inventive concept.
- FIG. 5 is a flowchart illustrating processing steps in the fabrication of a thin film structure of a three-dimensional semiconductor device according to some embodiments of the inventive concept.
- FIGS. 6A through 6D are wafer particle maps illustrating occurrences of particles in gas reaction tests in accordance with some embodiments of the present inventive concept.
- FIGS. 7 through 14 are perspective views illustrating processing steps in the fabrication of three-dimensional semiconductor memory devices according to some embodiments of the inventive concept.
- FIGS. 15A through 15C are diagrams illustrating portions of FIG. 14 in accordance with some embodiments of the present inventive concept.
- FIGS. 16 and 17 are perspective views illustrating a three-dimensional semiconductor memory device according to some embodiments of the inventive concept.
- FIG. 18 is a schematic block diagram illustrating examples of a memory system including a semiconductor memory device in accordance with some embodiments of the present inventive concept.
- FIG. 19 is a schematic block diagram illustrating examples of a memory card including a semiconductor memory device in accordance with some embodiments of the present inventive concept.
- FIG. 20 is a schematic block diagram illustrating examples of an information processing system mounting a semiconductor memory device in accordance with some embodiments of the present inventive concept.
- Embodiments described herein will be described referring to plan views and/or cross-sectional views by way of ideal schematic views of the inventive concept. Accordingly, the exemplary views may be modified depending on manufacturing technologies and/or tolerances. Therefore, the embodiments of the inventive concept are not limited to those shown in the views, but include modifications in configuration formed on the basis of manufacturing processes. Therefore, regions exemplified in figures have schematic properties and shapes of regions shown in figures exemplify specific shapes of regions of elements and not limit aspects of the inventive concept.
- three-dimensional semiconductor devices may include a cell array region, a peripheral circuit region, and a connection region.
- a cell array region a plurality of memory cells, bit lines and word lines for electrical connections of the memory cells are disposed.
- peripheral circuit region peripheral circuits for driving the memory cells and reading data stored in the memory cells are formed. More specifically, a word line driver, a sense amplifier, row and column decoders, and control circuit may be disposed in the peripheral circuit region.
- the connection region may be disposed between the cell array region and the peripheral circuit region and wiring structures connecting the word lines with the peripheral circuit electrically may be disposed in the connection region.
- FIG. 1 is a schematic circuit diagram illustrating a cell array of three-dimensional semiconductor devices according to some embodiments of the inventive concept.
- FIG. 2 is a perspective view illustrating a cell array region of three-dimensional semiconductor devices according to some embodiments of the inventive concept.
- a cell array of the three-dimensional semiconductor memory device may include a common source line CSL, a plurality of bit lines BL, and a plurality of cell strings CSTR between the common source line CSL and the bit lines BL.
- the bit lines BL are two-dimensionally arranged and a plurality of cell strings CSTR is connected in parallel to the bit lines, respectively.
- the cell strings CSTR may be commonly connected to the common source line CSL.
- a plurality of cell strings CSTR may be disposed between the plurality of bit lines and one common source line CSL.
- the common source lines CSL may be two-dimensionally arranged.
- the same voltage may be applied to the common source lines CSL and each of the common source lines CSL may be electrically controlled.
- Each of the cell strings CSTR may include a ground selection transistor GST connected to the common source line CSL, a string selection transistor SST connected to a bit line BL, and a plurality or memory cell transistors MCT between the ground and string selection transistors GST and SST. Moreover, the ground selection transistor GST, the string selection transistor SST, and the memory cell transistors MCT may be connected in series.
- the common source line CSL may be an impurity region formed in a conductive thin layer on the substrate 100 or in the substrate 100 .
- the bit lines BL may be conductive patterns, for example, a metal line, spaced from the substrate 100 and disposed thereon.
- the bit lines BL are two-dimensionally arranged, and a plurality of cell strings CSTR are connected in parallel to the respective bit lines BL. Accordingly, the cell strings CSTR are two-dimensionally arranged on the common source line CSL or the substrate 100 .
- Each of the cell strings CSTR includes a plurality of ground selection lines GSL 1 and GSL 2 between the common source line CSL and the bit lines BL, a plurality of word lines WL 0 to WL 3 , and a plurality of string selection lines SSL 1 and SSL 2 .
- the plurality of string selection lines SSL 1 and SSL 2 may constitute the string selection lines SSL of FIG. 2 and the plurality of ground selection liens GSL 1 and GSL 2 may constitute the ground selection lines GSL of FIG. 2 .
- the ground selection lines GSL 1 and GSL 2 , the word lines WL 1 to WL 3 , and the string selection lines SSL 1 and SSL 2 may be conductive patterns stacked on the substrate 100 .
- each of the cell strings CSTR may include a semiconductor pillar (or, a vertical semiconductor pattern; PL) that vertically extends from the common source line CSL to connect to the bit line BL.
- the semiconductor pillars PL may be formed to penetrate the ground selection lines GSL 1 and GSL 2 , the word lines WL 0 to WL 3 , and the string selection lines SSL 1 and SSL 2 . That is, the semiconductor pillars PL may penetrate a plurality of conductive patterns stacked on the substrate 100 .
- the semiconductor pillar PL includes a main body B and impurity regions D at one end or both sides of the main body B. For example, a drain region D may be formed at a top, i.e., between the main body B and the bit line BL, of the semiconductor pillar PL.
- a data storage layer DS may be disposed between the word lines WL 0 to WL 3 and the semiconductor pillars PL. According to some embodiments, the data storage layer DS may be a charge storage layer.
- the data storage layer DS may be one of a trap insulation layer and an insulation layer including a floating gate electrode or conductive nano dots.
- a dielectric layer serving as a gate insulation layer of a transistor may be disposed between the ground selection lines GSL 1 and GSL 2 and the semiconductor pillars PL or between the string selection lines SSL 1 and SSL 2 and the semiconductor pillar PL.
- the dielectric layer may be formed of the same material as the data storage layer DS, and may be a gate insulation layer, for example, a silicon oxide layer, for a typical Metal Oxide Silicon Field Effect Transistor (MOSFET).
- MOSFET Metal Oxide Silicon Field Effect Transistor
- the semiconductor pillars PL together with the ground selection lines GSL 1 and GSL 2 , the word lines WL 0 to WL 3 , and the string selection lines SSL 1 and SSL 2 may constitute a MOSFET using the semiconductor pillar as a channel region.
- the semiconductor pillars PL together with the ground selection lines GSL 1 and GSL 2 , the word lines WL 0 to WL 3 , and the string selection lines SSL 1 and SSL 2 may constitute a Metal Oxide Silicon (MOS) capacitor.
- MOS Metal Oxide Silicon
- the ground selection lines GSL 1 and GSL 2 , the plurality of word lines WL 0 to WL 3 , the plurality of string selection lines SSL 1 and SSL 2 may serve as gate electrodes of a selection transistor and a cell transistor, respectively.
- inversion regions may be formed in the semiconductor pillars PL.
- the maximum distance or width of the inversion region may be greater than a thickness of a word line or a selection line generating the inversion region. Accordingly, the inversion regions in the semiconductor pillar vertically overlap, thereby forming a current path for electrically connecting a bit line selected from the common source line CSL.
- the cell string CSTR may have a structure in which ground and string transistors constituted by the lower and upper selection lines GSL 1 , GSL 2 , SSL 1 , and SSL 2 are connected in series to the cell transistors MCT of FIG. 2 constituted by the word lines WL 0 to WL 3 .
- the operation of the three-dimensional memory device described with reference to FIGS. 1 and 2 will be briefly described as follows.
- the operation of the three-dimensional memory device is not limited thereto and may be diversely modified.
- a program operation for writing data on memory cells will be described.
- the same voltage may be applied to the word lines WL 0 to WL 3 at the same layer and respectively different voltages may be applied to the word lines WL 0 to WL 3 at respectively different layers.
- a program voltage VPGM is applied to the word lines WL 0 to WL 3 of a layer including a selected memory cell and a pass voltage VPASS is applied to the word lines WL 0 to WL 3 of an unselected layer.
- the program voltage is a high voltage of about 10 V to about 20 V and the pass voltage VPASS is a voltage for turning on memory cell transistors.
- about 0 V is applied to a bit line BL connected to a selected memory cell transistor and a voltage Vcc, i.e., a power supply voltage, is applied to other bit lines BL.
- a voltage Vcc i.e., a power supply voltage
- about 0 V i.e., a ground voltage
- a voltage Vcc is applied to the selected string selection line SSL and about 0 V is applied to the unselected string selection line SSL.
- a selected string selection transistor SST and memory cell transistors MCT in the selected cell string CSTR may be turned on. Therefore, a channel of the memory cell transistors MCT in the selected cell string CSTR is equipotential with the selected bit line BL, i.e., about 0 V.
- a program voltage VPGM of a high voltage is applied to the word lines WL 0 to WL 3 of the selected memory cell transistor MCT, an F-N tunneling phenomenon occurs so that data may be written on the selected memory cell transistor.
- a read operation for reading data written on memory cells will be described.
- the same voltage may be applied to the word lines WL 0 to WL 3 at the same layer and respectively different voltages may be applied to the word lines WL 0 to WL 3 at respectively different layers.
- about 0 V is applied to the word lines WL 0 to WL 3 connected to a selected memory cell transistor MCT and a read voltage Vread is applied to the word lines WL 0 to WL 3 of unselected memory cell transistors at a different layer.
- the read voltage Vread is a voltage for turning on the unselected memory cell transistors.
- a bit line voltage of about 0.4 V to about 0.9 V may be applied to a selected bit line BL and about 0 V is applied to other bit lines BL.
- about 0 V is applied to the common source line CSL and a read voltage Vread is applied to the ground selection lines GSL, so that a channel of the selected memory cell transistor MCT may be connected to the common source line CSL.
- a read voltage Vread is applied to the selected string selection line SSL and about 0 V is applied to the unselected string selection line SSL. Under this voltage condition, according to data (0 or 1) of the selected memory cell, the memory cell transistor MCT may be turned on or off. When the selected memory cell transistor MCT is turned on, current flow may occur in the cell string CSTR and a change of current flowing in the cell string CSTR may be sensed through the selected bit line BL.
- the selected memory cell transistor MCT is turned off and a voltage of the selected bit line BL is not delivered to the common source region CSL. Unlike this, when electrons are not stored in the selected memory cell transistor MCT, the selected memory cell is turned on by a read voltage and a voltage of the bit line BL is delivered to the common source line CSL.
- the erase operation may be performed by emitting charges stored in the memory cell transistor MCT to the semiconductor pillar PL.
- the erase operation may be performed by injecting charges having an opposite type to charges stored in the data storage layer into the data storage layer.
- one of memory cell transistors may be selected and erased or memory cell transistors MCT of a block unit may be simultaneously erased.
- a view illustrating methods of manufacturing a three-dimensional semiconductor device in order to form three-dimensionally arranged word lines, a thin film structure ST, where a plurality of first and second material layers 10 and 20 are alternately and repeatedly stacked, may be formed on a substrate 100 .
- the first and second material layers may be continuously stacked with at least more than 2n, n being an integer greater than 2, layers.
- This thin film structure ST may provide stress to the substrate 100 , i.e., a wafer, and due to this, as shown in FIG. 3 , a warpage phenomenon may occur. Moreover, as stress applied on the substrate 100 is increased, a warpage phenomenon of the substrate 100 becomes worse and cracks between the first and second material layers 10 and 20 may occur. Additionally, as the substrate 100 becomes bent, a process margin becomes changed during a following process or a process error may occur in semiconductor equipment.
- stress applied to the substrate 100 by the thin film structure ST may be alleviated by adjusting the first and second material layers 10 and 20 constituting the thin film structure ST. Accordingly, cracks of the first and second material layer 10 and 20 may be prevented and a warpage phenomenon of the substrate 100 may be suppressed. Accordingly, process errors in manufacturing processes of the three-dimensional semiconductor device may be reduced and furthermore, productivity of manufacturing processes for a semiconductor device may be improved.
- FIGS. 4A through 4C are views illustrating methods of forming a thin film structure in a three-dimensional semiconductor device according to some embodiments of the inventive concept.
- the thin film structure ST of FIG. 3 may be formed on a substrate 100 by alternately and repeatedly stacking first material layers 10 and second material layers 20 .
- the first material layers 10 and the second material layers 20 may be layers having tensile stress and/or compressive stress. According to some embodiments, the first material layers 10 and the second material layers 20 may have stresses of respectively opposite types. For example, the first material layers 10 may be layers having tensile stress and the second material layers 20 may be layers having compressive stress. That is, according to some embodiments, the thin film structure may have tensile stress layers and compressive stress layers, which are alternately and repeatedly stacked. According to some embodiments, the first material layers 10 and the second material layers 20 may have a high etch selectivity during a wet etching process and may have a low etch selectivity during a dry etching process. Additionally, the first material layers 10 and the second material layers 20 may have the same thickness or respectively different thicknesses.
- the first material layers 10 and the second material layers 20 may be deposited through thermal chemical vapor deposition (CVD), plasma enhanced (PE) CVD, physical CVD, or atomic layer deposition (ALD).
- CVD thermal chemical vapor deposition
- PE plasma enhanced
- ALD atomic layer deposition
- the first material layers 10 and the second material layers 20 may be deposited under a plasma atmosphere after plasma is generated from a reaction gas.
- the first material layers 10 and the second material layers 20 may be deposited through plasma deposition equipment of a remote plasma CVD method, a microwave plasma CVD method, an inductively coupled plasma (ICP) method, a dual frequency capacitively coupled plasma (CCP) method, a helicon plasma CVD method, or a high density plasma method.
- the first material layers 10 may be at least one of a silicon layer, a silicon oxide layer, a silicon carbide layer, a silicon oxynitride layer, and a silicon nitride layer.
- the second material layers 20 may be at least one of a silicon layer, a silicon oxide layer, a silicon carbide layer, a silicon oxynitride layer, and a silicon nitride layer and may be formed of a different material than the first material layer 10 .
- the first material layers 10 may be formed of a silicon nitride layer and the second material layers 20 may be formed of a silicon oxide layer.
- a silicon oxide layer constituting the second material layer 20 may be a high density plasma (HDP) oxide layer, or may be formed of TetraEthylorthoSilicate (TEOS), Plasma Enhanced TetraEthylOrthoSilicate (PE-TEOS), 03-Tetra Ethyl Ortho Silicate (03-TEOS), Undoped Silicate Glass (USG), PhosphoSilicate Glass (PSG), Borosilicate Glass (BSG), BoroPhosphoSilicate Glass (BPSG), Fluoride Silicate Glass (FSG), Spin On Glass (SOG), Tonen SilaZene (TOSZ) or combinations thereof.
- TEOS TetraEthylorthoSilicate
- PE-TEOS Plasma Enhanced TetraEthylOrthoSilicate
- 03-TEOS 03-Tetra Ethyl Ortho Silicate
- the first material layers 10 are formed through LP-CVD or thermal-CVD, tensile stress applied to the substrate 100 may be increased. Accordingly, a warpage phenomenon of the substrate 100 becomes worse and cracks between the first and second material layers 10 and 20 may occur.
- the silicon nitride layer when a silicon nitride layer is formed through an LP-CVD method, since it is formed in a chamber of a batch type, the silicon nitride layer may be deposited on the front and rear of the substrate 100 . Accordingly, a process for removing the silicon nitride layer deposited on the rear of the substrate 100 is required to perform the next process.
- the first and second material layers 10 and 20 may be formed through a PE-CVD method.
- stresses of the first and second material layers 10 and 20 may vary according to a composition and/or thickness of a reaction substance. Additionally, stresses of the first and second material layers 10 and 20 may vary according to changes of deposition parameters such as a deposition temperature, an RF power, a pressure, a reaction gas mixing rate during a PE-CVD process and a concentration and a reaction type of a carrier gas.
- a process for removing a thin film structure on the rear of the substrate 100 (which is formed when the thin film structure is formed in a chamber of a batch type) may be omitted.
- a silicon nitride layer i.e., the first material layer 10
- a silicon oxide layer i.e., the second material layer 20
- the thin film structure may be formed by alternately and repeatedly stacking a tensile stress layer and a compressive stress layer.
- the stacking of the silicon nitride layer and the silicon oxide layer alternately and repeatedly may be performed in-situ in a sealed chamber where a PE-CVD process is performed.
- the forming of the thin film structure includes forming a silicon nitride layer using silicon source gas and nitrogen source gas, performing a first purge process, forming a silicon oxide layer using silicon source gas and oxygen source gas, and performing a second purge process.
- the silicon nitride layer when it is formed using a PE-CVD method, it may be deposited using silicon source gas and nitrogen source gas.
- the silicon source gas may be at least one of SiH 4 , Si 2 H 6 , SiH 3 Cl, and SiH 2 Cl 2 and the nitrogen source gas may be NH 3 and/or N 2 .
- the carrier gas may be N 2 and/or He gas.
- the silicon nitride layer formed through the above deposition process may contain hydrogen and also include Si—N bonding, N—H bonding, Si—H bonding, and Si—O bonding.
- stress of a silicon nitride layer may vary according to a hydrogen content and a ratio of N—H bonding/Si—H bonding. In particular, as a ratio of N—H bonding/Si—H bonding is decreased, tensile stress is increased and as a ratio of N—H bonding/Si—H bonding is increased, compressive stress is increased.
- a hydrogen content and a ratio of N—H bonding/Si—H bonding may vary according to a deposition temperature of the silicon nitride layer.
- a deposition temperature is increased during the forming of the silicon nitride layer, a hydrogen content and a ratio of N—H bonding/Si—H bonding in the silicon nitride layer may be reduced.
- silicon oxide layer When a silicon oxide layer is formed using a PE-CVD method, it may be deposited using silicon source gas or oxygen source gas.
- silicon source gas may be at least one of SiH 4 , Si 2 H 6 , SiH 3 Cl, SiH 2 Cl 2 , and TEOS and the oxygen source gas may be N 2 O, O 2 and/or O 3 (ozone),
- the silicon oxide layer formed through the deposition process may include Si—O and Si—OH bonding and as Si—OH bonding is decreased compressive stress may be increased.
- a silicon nitride layer may be formed at a deposition temperature of about 250° C. to about 650° C. Additionally, the silicon nitride layer may be formed in a sealed chamber with SiH 4 gas of about 10 sccm to about 100 sccm, NH 3 gas of about 10 sccm to 100 sccm, N 2 gas of about 1.0 sccm to about 5.0 sccm, and RF power of about 50 W to about 10000 W.
- the silicon nitride layer may have an N—H bonding/Si—H bonding ratio of about 1.0 to about 5.0 and may have a stress of about 0.1 ⁇ 10 9 dyne/cm 2 to about 10 ⁇ 10 9 dyne/cm 2 .
- a silicon nitride layer may be formed at a deposition temperature of about 250° C. to about 650° C. Additionally, the silicon nitride layer may be formed in a sealed chamber with SiH 4 gas of about 10 sccm to about 100 sccm, N 2 O gas or 0 2 of about 10 sccm to 100 sccm, and RF power of about 50 W to about 10000 W.
- the silicon nitride layer may have a stress of about ⁇ 0.1 ⁇ 10 9 dyne/cm 2 to about ⁇ 10 ⁇ 10 9 dyne/cm 2 .
- a thin film structure is formed by alternately and repeatedly stacking tensile stress layers and compressive stress layers
- stress applied to the substrate 100 by the thin film structure may be adjusted. That is, as shown in FIG. 4A , stress applied to the substrate 100 may be cancelled out by the tensile stress of the first material layers and the compressive stress of the second material layers 20 . Accordingly, the stress applied to the substrate 100 by the thin film structure is reduced so that the warpage of the substrate 100 may be suppressed as shown in FIG. 3 .
- the degree of warpage in the substrate 100 i.e., a warpage height WH of FIG. 3 between the center and edge of the substrate 100 , may be reduced to less than about ⁇ 200 ⁇ m.
- the first material layer 10 formed of a silicon nitride layer may have compressive stress and the second material formed of a silicon oxide layer may have tensile stress.
- the silicon nitride layer having a ratio of N—H bonding/Si—H bonding ratio of about 5 to about 20 may be formed by changing deposition parameters in a PE-CVD process such as temperature, RF power, pressure, a reaction gas mixing rate, and a reaction type.
- a hydrogen processing process is performed to increase a hydrogen content in the silicon nitride layer
- a plasma processing process using nitrogen radicals may be performed. Accordingly, Si—N bonding may become denser in the silicon nitride layer.
- a dehydrogenation process is performed to reduce the compressive stress of the silicon oxide layer.
- the dehydrogenation includes performing a plasma process, UV process, or a thermal process at a dehydrogenation gas atmosphere and the dehydrogenation gas may be N 2 , O 2 , O 3 , N 2 O, and combinations thereof.
- first and second material layers 10 and 20 are alternately and repeatedly stacked to form a thin film structure.
- the first material layers 10 may be formed of a silicon nitride layer having compressive stress and the second material layers 20 may be formed of a silicon oxide layer such as PhosphoSilicate Glass (PSG), Borosilicate Glass (BSG), and BoroPhosphoSilicate Glass (BPSG).
- PSG PhosphoSilicate Glass
- BSG Borosilicate Glass
- BPSG BoroPhosphoSilicate Glass
- an impurity such as Ge ion may be implanted into or a UV processing process may be formed on the silicon nitride layer having compressive stress. Accordingly, after the forming of the silicon nitride layer having compressive stress, processes for alleviating the compressive stress are performed so that the stress of the thin film structure having alternately and repeatedly stacked first and second material layers may be alleviated.
- first material layers 10 a and 10 b and second material layers 110 are alternately and repeatedly stacked to form a thin film structure and the first material layers 10 a and 10 b may have tensile or compressive stress.
- the first material layers 10 a and 10 b are stacked with the second material layer 110 interposed and at this point, in relation to the first and second material layers 10 a and 10 b, a silicon nitride layer having tensile stress and a silicon nitride layer having compressive stress may be alternately stacked.
- the second material layers 110 may be formed of a silicon oxide layer such as PhosphoSilicate Glass (PSG), Borosilicate Glass (BSG), and BoroPhosphoSilicate Glass (BPSG).
- a silicon nitride layer having tensile stress, a silicon oxide layer, a silicon nitride layer having compressive stress, and a silicon oxide layer may be sequentially and repeatedly formed on the substrate 100 . Accordingly, stress applied to the substrate may be alleviated by a thin film structure formed of the plurality of first and second material layers 10 a, 10 b, and 110 ,
- first and second material layers 10 a, 10 b, and 110 are alternately and repeatedly stacked to form a thin film structure and the first material layers 10 a and 10 b may have tensile or compressive stress.
- the first material layers 10 a and 10 b constituting a bottom of the thin film structure may apply tensile stress on the substrate 100 and the first material layers 10 a and 10 b constituting a top of the thin film structure may apply compressive stress on the substrate 100 .
- the first material layers 10 a and 10 b may be formed of a silicon nitride layer formed using a PE-CVD method and the first material layers 10 a and 10 b constituting a bottom of the thin film structure may have a N—H bonding/Si—H bonding ratio of about 1 to about 5.
- the first material layers 10 a and 10 b constituting a top of the thin film structure may have an N—H bonding/Si—H bonding ratio of about 5 to about 110.
- first material layers 10 a and 10 b constituting a bottom of the thin film structure may be formed at a first deposition temperature and the first material layers 10 a and 10 b constituting a top of the thin film structure may be formed at a second deposition temperature lower than the first deposition temperature.
- a deposition condition may be changed according to the degree of warpage in the substrate 100 .
- deposition parameters such as temperature, RF power, pressure, a reaction gas mixing rate, and a reaction type.
- FIG. 5 is a flowchart illustrating methods of alternately and repeatedly stacking oxide layers and sacrificial layers in relation to methods of manufacturing a three-dimensional semiconductor device according to some embodiments of the inventive concept.
- a substrate 100 may be loaded into a process chamber in operation S 100 .
- Deposition equipment including the process chamber may further include a load lock chamber, a transfer chamber, and a transfer robot.
- the substrate 100 may transfer into the transfer chamber through the load lock chamber.
- the substrate 100 may be loaded into the process chamber using the transfer robot disposed in the transfer chamber.
- a sacrificial layer 10 and an oxide layer 20 may be formed in the process chamber in operation S 110 .
- the sacrificial layer 10 and the oxide layer 20 may be formed through a CVD method.
- the CVD method may include a PE-CVD method.
- the PE-CVD method generates plasma using microwave or RF power to deposit a thin layer at a plasma atmosphere.
- the process chamber may be a chamber of a single type.
- the sacrificial layer 10 and the oxide layer 20 may be formed of material having respectively different etch selectivities.
- the sacrificial layer 10 may be a silicon nitride layer and the oxide layer 20 may be a silicon oxide layer.
- the silicon oxide layer constituting the oxide layer 20 may include Plasma Enhanced TetraEthylOrthoSilicate (PE-TEOS), Undoped Silicate Glass (USG), PhosphoSilicate Glass (PSG), Borosilicate Glass (BSG), BoroPhosphoSilicate Glass (BPSG), and combinations thereof.
- PE-TEOS Plasma Enhanced TetraEthylOrthoSilicate
- USG Undoped Silicate Glass
- PSG PhosphoSilicate Glass
- BSG Borosilicate Glass
- BPSG BoroPhosphoSilicate Glass
- Operation S 110 includes depositing the sacrificial layer 10 in operation S 111 , performing a purging process in operation S 113 , depositing the oxide layer in operation S 115 , and performing a second purging process in operation S 117 .
- the depositing of the sacrificial layer 10 in operation S 111 may be performed using a first gas mixture.
- the first gas mixture may include silicon source gas and nitrogen source gas.
- the silicon source gas may include at least one of silane or TEOS gas.
- the nitrogen source gas may include at least one of ammonia gas or nitrogen gas.
- the sacrificial layer 10 may be formed on the substrate 100 by a chemical reaction of the silicon source gas and the nitrogen source gas.
- the first gas mixture may further include carrier gas.
- the carrier gas may include at least one of nitrogen, argon, or helium.
- the first gas mixture may include silicon gas of about 10 sccm to about 100 sccm, nitrogen source gas of about 10 sccm to about 100 sccm, and carrier gas of about 1.0 sccm to about 5.0 sccm.
- the performing of the first purging process in operation S 113 may discharge a first gas mixture used for depositing the sacrificial layer 10 and a by-product occurring during the depositing of the sacrificial layer 10 to the outside of the process chamber.
- the depositing of the oxide layer 20 in operation S 115 may be performed using a second gas mixture on the sacrificial layer 10 and the second gas mixture may include silicon source gas and oxygen source gas.
- the silicon source gas may include at least one of silane gas or TEOS gas.
- the oxygen source gas may include N 2 O.
- the oxide layer 20 may be formed on the sacrificial layer 10 by a chemical reaction of the silicon source gas and the N 2 O gas.
- the second gas mixture may further include a carrier gas.
- the carrier gas may include at least one of nitrogen, argon, or helium.
- the second gas mixture may include a silicon source gas of about 10 sccm to about 100 sccm, a nitrous oxide of about 10 seem to about 100 sccm, and a carrier gas of about 1.0 sccm to about 5.0 sccm.
- the second purging process in operation S 117 may discharge a second gas mixture used for depositing the oxide layer 20 and a by-product occurring during the depositing of the oxide layer 20 to the outside of the process chamber.
- the depositing of the sacrificial layer 10 in operation S 111 and the depositing of the oxide layer 20 in operation S 115 may be performed at a process temperature of about 250° C. to about 650° C. and may form plasma using an RF power of about 50 W to about 1000 W.
- a plurality of operations S 110 may be repeatedly performed in the one process chamber. Accordingly, a layer stacked structure where the sacrificial layer 10 and the oxide layers 20 are alternately and repeatedly stacked on the substrate 100 may be formed.
- the sacrificial layer 10 may be formed first and then, the oxide layer 20 may be formed.
- the inventive concept is not limited thereto.
- the oxide layer 20 may be formed first and then, the sacrificial layer 10 may be formed.
- the first purging process in operation S 113 may discharge a second gas mixture used for depositing the oxide layer 20 and a by-product occurring during the depositing of the oxide layer 20 to the outside of the process chamber.
- the second purging process in operation S 117 may discharge a first gas mixture used for depositing the sacrificial layer 10 and a by-product occurring during the depositing of the sacrificial layer 10 to the outside of the process chamber.
- the substrate where the sacrificial layer 10 and the oxide layers 20 are alternately and repeatedly deposited may be unloaded from a process chamber in operation S 120 .
- the substrate 100 having the layer stacked structure may be unloaded into the load lock chamber through the transfer chamber.
- the substrate 100 having the layer stacked structure may be unloaded from the process chamber using a transfer robot in a transfer chamber.
- the layer stacked structure is formed in one process chamber, a time for transferring each of the sacrificial layer 10 and the oxide layer 20 to a plurality of chambers to form them 10 and 20 may be reduced, so that productivity of the layer stacked structure may be improved.
- FIGS. 6A through 6D are wafer particle maps illustrating occurrences of particles in gas reaction tests.
- FIG. 6A illustrates occurrences of particles on a bulk wafer after the reactions of silane gas, TEOS gas, and oxygen gas (O 2 ). As shown in FIG. 6A , particles occurs greatly on the entire surface of the bulk wafer by the reactions of at least two kinds of gases selected from silane gas, TEOS gas, and oxygen gas (O 2 ).
- FIG. 6B illustrates occurrences of particles on a bulk wafer after the reactions of TEOS gas, ammonia gas, and oxygen gas (O 2 ).
- the generated amount of particles on the bulk wafer is reduced more compared to the case of FIG. 5A .
- silane gas is not used in FIG. 5B .
- FIG. 6C illustrates occurrences of particles on a bulk wafer after the reactions of silane gas, TEOS gas, and oxygen gas (O 2 ).
- silane gas is used in FIG. 6C .
- FIG. 6D illustrates occurrences of particles on a bulk wafer after the reactions of silane gas, TEOS gas, and oxygen gas (O 2 ).
- the generated amount of particles on the bulk wafer is less than the case of FIG. 6A .
- oxygen gas (O 2 ) is not used in FIG. 6D .
- N 2 O nitrogen dioxide
- oxygen oxygen
- FIGS. 7 through 14 are perspective views illustrating methods of manufacturing three-dimensional semiconductor memory devices according to some embodiments of the inventive concept.
- a thin film structure ST where sacrificial layers SC 1 to SC 8 and insulation layers 111 to 118 are alternately stacked is formed on a substrate 100 .
- the substrate 100 may be one of a material with semiconductor characteristics, for example, a silicon wafer, a silicon layer, a germanium layer, and a silicon germanium layer, an insulation material, for example, an insulation layer (an oxide and a nitride) and glass, and a semiconductor covered with an insulation material.
- the sacrificial layers SC 1 to SC 8 and the insulation layers 111 to 118 may be alternately and repeatedly stacked as shown in the drawings.
- the sacrificial layers SC 1 to SC 8 and the insulation layers 111 to 118 may be formed of materials selected to have an etch selectivity.
- the insulation layers 111 to 118 may be at least one of a silicon layer, a silicon oxide layer, a silicon carbide layer, and a silicon nitride layer and the sacrificial layers SC 1 to SC 8 may be formed of a different material than an insulation layer selected from a silicon layer, a silicon oxide layer, a silicon carbide layer, and a silicon nitride layer.
- the sacrificial layers SC 1 to SC 8 may be formed of the first material described with reference to FIGS. 3 through 6 and the insulation layers 111 to 118 may be formed of the second material. Additionally, according to this embodiment, the sacrificial layers SC 1 to SC 8 and the insulation layers 111 to 118 may be stacked more than at least 2n layers, n being an integer greater than 2.
- the sacrificial layers SC 1 to SC 8 may be formed with the same thickness. Unlike this, the lowermost upper sacrificial layer SC 1 and the uppermost upper layer SC 8 among the sacrificial layers SC 1 to SC 8 may be formed thicker than those SC 2 to SC 7 therebetween. In some embodiments, the sacrificial layers SC 2 to SC 7 between the lowermost upper sacrificial layer SC 1 and the uppermost upper layer SC 8 may be formed with the same thickness.
- the uppermost insulation layer 118 among the insulation layers 111 to 118 may be formed thicker than those 111 to 117 therebelow. Moreover, the insulation layers 111 to 117 below the uppermost insulation layer 118 may be formed with the same thickness. Additionally, the insulation layers 112 and 116 formed on a predetermined layer among the insulation layers 111 to 118 may be formed thicker than the other insulation layers 111 , 113 , 114 , 115 , and 117 , as shown in the drawings.
- a buffer insulation layer 101 may be formed between the lowermost sacrificial layers SC 1 and the substrate 100 .
- the buffer insulation layer 101 may be formed thinner than other insulation layers 111 to 118 and may be a silicon oxide layer formed through a thermal oxidation process.
- openings 131 that expose the substrate 100 are formed by patterning a thin film structure ST.
- the forming of the openings 131 includes forming a mask pattern (not shown) defining planar positions of the openings 131 on a thin film structure ST and unisotropically etching the thin film structure ST using a mask pattern as an etching mask.
- the openings 131 may be formed to expose sidewalls of the sacrificial layers SC 1 to SC 8 and the insulation layers 111 to 118 . Additionally, according to some embodiments, the openings 131 may be formed to penetrate the buffer insulation layer 101 and expose a top surface of the substrate. Additionally, during the forming of the openings 131 , a top surface of the substrate exposed to the opening 131 through over etch may be recessed with a predetermined depth. Moreover, the openings 131 may have different widths according to a distance from the substrate 100 through an anisotropic etching process.
- each of the openings 131 may be formed with a cylindrical or rectangular hole shape and may be two-dimensionally and regularly formed on an xy plane. That is, the openings 131 are spaced from each other at an x-axis and a y-axis.
- the openings 131 in relation to a horizontal shape, may be a line-shaped trench extending in a y-axis direction.
- the line-shaped openings 131 may be formed parallel to each other.
- the openings 131 may be disposed in zigzags in a y-axis direction.
- a separation distance between the adjacent openings 131 in one direction may be less than or equal to the width of the opening.
- a separation distance between the adjacent openings 131 in one direction may be less than or equal to the width of the opening.
- a semiconductor pattern 132 is formed in the openings 131 .
- the semiconductor pattern 132 may be formed in an opening to directly contact the substrate 100 and may be substantially vertical to the substrate 100 .
- the semiconductor pattern 132 may include silicon (Si), germanium (Ge), or combinations thereof and the semiconductor pattern 132 may be a semiconductor doped with an impurity or an un-doped intrinsic semiconductor.
- a horizontal semiconductor layer may have a crystalline structure including at least one of single crystalline, amorphous, and polycrystalline.
- the semiconductor pattern 132 may be formed in the openings 131 using a chemical vapor deposition technique or an atomic layer deposition technique. Moreover, if the semiconductor pattern 132 is formed using a deposition technique, due to a crystalline structure difference, discontinuous boundaries may be formed between the semiconductor pattern 132 and the substrate 100 . Additionally, according to some embodiments, the semiconductor pattern 132 may be formed of single crystalline silicon by phase-shifting amorphous silicon or polycrystalline silicon through a thermal treatment process such as laser annealing after depositions of amorphous silicon or polycrystalline silicon. Additionally, according to further embodiments, a semiconductor pattern 132 may be formed in the openings 131 through an epitaxial process using the substrate 100 exposed by the openings 131 as a seed layer.
- the semiconductor pattern 132 may be deposited with less than the half of the width of the opening 131 .
- the semiconductor pattern 132 may fill a portion of the opening 131 and define an empty region at the center portion of the opening.
- a thickness of the semiconductor pattern 132 i.e., a thickness of a cell
- the semiconductor pattern 132 may be formed with a pipe-shape, a hollow cylindrical shape, or a cup shape in the openings 131 .
- a buried insulation pattern 134 may be filled in an empty region defined by the semiconductor pattern 132 .
- the buried insulation pattern 134 may be formed of an insulation material of an excellent gap-fill characteristic.
- the buried insulation pattern 134 may be formed of a high density plasma oxide layer, a Spin On Glass (SOG) layer and/or a Chemical Vapor Deposition (CVD) oxide layer.
- the semiconductor pattern 132 may be completely filled in the cylindrical opening 131 to have a cylindrical shape through a deposition process. In these embodiments, after the depositing of the semiconductor pattern 132 , a planarization process may be performed on the semiconductor pattern 132 .
- semiconductor patterns 132 may be formed in the openings 131 by interposing the insulation patterns 111 to 118 between the openings 131 .
- the forming of the semiconductor pattern 132 includes sequentially forming a semiconductor layer and a buried insulation layer in the openings 131 and patterning the semiconductor layer and the buried insulation layer to form a semiconductor pattern 132 having a rectangular plane in the opening 131 .
- the semiconductor pattern 132 may have a U-shape.
- trenches 140 exposing the substrate 100 between the adjacent semiconductor patterns 132 may be formed.
- the forming of the trenches 140 includes forming a mask pattern (not shown) defining planar positions of the trenches 140 on a thin film structure ST and unisotropically etching the thin film structure ST using the mask pattern as an etching mask.
- the trench 140 may be formed to expose the sidewalls of the sacrificial layers SC 1 and SC 8 and the insulation layers 111 to 118 , being space from the semiconductor patterns 132 .
- the trench 140 may have a line shape or a rectangular shape and in relation to a vertical depth, the trench 140 may be formed to expose the top surface of the substrate 100 .
- the trench may have varying widths according to a distance from the substrate 100 according to an unisotropic etching process.
- a top surface of the substrate 100 which is exposed to the trench 140 through over etch may be recessed with a predetermined depth.
- a thin film structure may have a line shape extending in a y-axis direction. Moreover, in a thin film structure of one line shape, a plurality of semiconductor patterns 132 arranged in a y-axis direction may penetrate. Thus, a thin film structure having a line shape by the trenches 140 may have an inner sidewall adjacent to the semiconductor pattern 132 and an outer sidewall exposed to the trench 140 . That is, the alternately and repeatedly stacked sacrificial pattern SC 1 to SC 8 and insulation patterns 111 to 118 may be formed on the substrate 100 .
- an impurity region 105 may be formed in the substrate 100 .
- the impurity region 105 may be formed through an ion implantation process using a thin films structure having a trench 140 as an ion mask.
- the impurity region 105 may overlap a portion of a lower region of the thin film structure by impurity diffusion.
- the impurity region 105 may have an opposite conductive type than the substrate 100 .
- recess regions 142 are formed between the insulation patterns 111 to 118 by removing the sacrificial patterns SC 1 to SC 8 exposed to the trenches 150 .
- the recess regions 142 may be formed by removing the sacrificial patterns SC 1 to SC 8 between the insulation patterns 111 to 118 . That is, the recess regions 142 may horizontally extend from the trench 140 to between the insulation patterns 111 to 118 and may expose portions of the sidewall of the semiconductor pattern 132 .
- the recess region 142 at the lowermost may be defined by a buffer insulation layer 101 .
- a vertical thickness (i.e., a length in a z-axis direction) of the recess region 142 may be defined by a deposition thickness of the sacrificial layers SC 1 to SC 8 when the sacrificial layers SC 1 to SC 8 are deposited in FIG. 2 .
- the forming of the recess regions 142 may include isotropically etching the sacrificial patterns SC 1 to SC 8 using an etch recipe having an etch selectivity with respect to the insulation patterns 111 to 118 .
- the sacrificial patterns SC 1 to SC 8 may be completely removed by an isotropic etching process.
- the etching process may be performed using an etchant including phosphoric acid.
- a data storage layer 150 is formed in the recess regions 142 .
- the data storage layer 150 may be formed to substantially and conformally cover a thin film structure having the recess regions 142 .
- the data storage layer 150 may be formed through a deposition technique providing an excellent step coverage (e.g., a CVD or ALD technique).
- the data storage layer 150 may be formed with a thinner thickness than the half of that of the recess region 142 . That is, the data storage layer 150 may be formed on the sidewalls of the semiconductor pattern 132 exposed to the recess regions 142 and the data storage layer 150 may extend on bottom surfaces and top surfaces of the insulation patterns 111 to 118 defining the recess region 142 .
- the data storage layer 150 formed through a deposition process may be formed on a surface of the exposed substrate 100 between line-shaped thin film structures and a top surface of the uppermost insulation pattern 118 and may cover sidewalls of the insulation patterns 111 to 118 . Moreover, the data storage layer 150 may cover a top surface of the substrate 100 (or the buffer insulation layer 101 ) exposed by the lowermost recess region 142 . That is, as shown in FIGS. 15A through 15C , the data storage layer 152 may be conformally formed on a surface of a thin film structure having the recess regions 142 .
- an data storage pattern 154 is locally formed between vertically adjacent insulation patterns 111 to 118 so that it may be separated from other vertically adjacent data storage patterns 154 .
- charges trapped in the data storage pattern 154 may be prevented from spreading into adjacent other data storage patterns 154 .
- the data storage pattern 154 is locally formed between vertically adjacent insulation patterns 111 to 118 , the lowermost data storage pattern 154 may directly contact a top surface of the buffer insulation layer 101 (or the substrate 100 ).
- the data storage layer 150 may be a charge storage layer.
- the charge storage layer may be one of a charge trap insulation layer and an insulation layer including a floating gate electrode or conductive nano dots.
- data stored in the data storage layer 150 may be changed by F-N tunneling caused by a voltage difference between the semiconductor pattern 142 and the gate electrodes WL of FIG. 10 .
- the data storage layer 150 may be thin film, for example, a thin layer for a phase shift memory or a thin layer for a variable resistance memory, which may store data based on another operation principle.
- the data storage layer 150 may include a sequentially-stacked blocking insulation layer 152 a, charge trap layer 152 b, and a tunnel insulation layer 152 c.
- the blocking insulation layer 152 a may include at least one of a silicon oxide layer, a silicon nitride layer, a silicon oxide nitride layer, and dielectric layers and may include a plurality of layers.
- the dielectric layers mean insulation materials having a high dielectric constant than a silicon oxide layer and may include tantalum oxide layer, a titanium oxide layer, a hafnium oxide layer, a zirconium oxide layer, an aluminum oxide layer, an yttrium oxide layer, a niobium oxide layer, a cesium oxide layer, an indium oxide layer, an iridium oxide layer, a BST layer, and a PZT layer.
- the tunnel insulation layer 152 c may be formed of a material having a lower dielectric constant than the blocking insulation layer 152 a and for example, may include at least one of an oxide, a nitride, or an oxide nitride.
- the charge trap layer 152 b may be an insulation thin layer (e.g., a silicon nitride layer) with rich charge trap sites or an insulation thin layer with conductive grains.
- the tunnel insulation layer 152 c may be a silicon oxide layer
- the charge trap layer 152 b may be a silicon nitride layer
- the blocking insulation layer 152 a may be an aluminum oxide layer.
- the blocking insulation layer 152 a may include a first blocking insulation layer and a second blocking insulation layer.
- the first and second blocking insulation layers may be formed of respectively different materials and one of the first and second blocking insulation layers may be formed of one of materials having a smaller band gap than a tunnel insulation layer and having a larger band gap than a charge trap layer.
- the first blocking insulation layer may be one of high dielectric layers such as an aluminum oxide layer and a hafnium oxide layer and the second blocking insulation layer may be formed of a material having a smaller dielectric constant than the first blocking insulation layer.
- the second blocking insulation layer is one of high dielectric layers and the first blocking insulation layer may be formed of a material having a smaller dielectric constant than the second blocking insulation layer.
- the tunnel insulation layer 152 c and the charge trap layer 152 b may be formed crossing over an inner wall of a thin film structure adjacent to the semiconductor pattern 132 as shown in FIG. 15C . That is, the tunnel insulation layer 152 c and the charge trap layer 152 b may be formed first on an inner wall of an opening before the semiconductor pattern 132 is formed. Then, the blocking insulation layer 152 a may be conformally formed in a recess region 142 that is formed before. Accordingly, the blocking insulation layer 152 a may directly contact a top surface and a bottom surface of an insulation pattern. Moreover, after the forming of the recess regions 142 , the charge trap layer 152 b and the blocking insulation layer 152 a may be conformally formed in the recess region 142 .
- gate electrodes WL are formed in the respective recess regions 142 having the data storage layer 150 . Additionally, the gate electrodes WL are formed, a common source conductive line (CSL) is formed in the substrate 100 simultaneously.
- CSL common source conductive line
- a vertical thickness of the gate electrode WL may be reduced more than that of the recess region 142 .
- This thickness reduction of the gate electrodes WL may increase resistance of the gate electrode WL. Therefore, in order to improve the integration degree and electrical characteristics of a three-dimensional semiconductor memory device, it is required to reduce the resistivity of a material constituting the gate electrode WL.
- the gate electrodes WL and the common source conductive lines CSL may be formed of a metal material (e.g., tungsten) having a low resistivity.
- the common source line CSL may be an impurity region 105 in the substrate 100 .
- the common source line CSL is an impurity region in the substrate 100 , it is difficult to maintain resistance and may increase the resistance of the common source line CSL.
- the common source line CSL may include an impurity region 105 in the substrate 100 and a common source silicide layer 184 .
- the common source conductive line CSL including metal silicide may have lower resistance than that including an impurity region 105 .
- the common source silicide layer 184 constituting the common source conductive line CSL and a gate silicide layer 182 constituting a stacked gate electrode WL on the substrate 100 may be simultaneously formed.
- the forming of the gate electrodes WL includes forming a gate conductive layer 170 in recess regions having a data storage layer 150 and a trench and forming vertically separated gate electrodes WL by removing the gate conductive layer 170 in the trench.
- the gate conductive layer 170 may be formed through a deposition technique providing an excellent step coverage, for example, a CVD or ALD technique. Accordingly, the gate conductive layer 170 is filled in recess regions and is conformally formed in a trench. In particular, the gate conductive layer 170 may be deposited with a thicker thickness than the half of that of a recess region. Moreover, if a planar width of a trench is greater than that of a recess region, the gate conductive layer 170 may fill a portion of the trench and may define an empty region at the center of the trench. At this point, the empty region may be opened upwardly.
- a deposition technique providing an excellent step coverage
- the gate conductive layer 170 may include at least one of doped poly silicon, tungsten, metal nitride layers, and metal silicides. According to some embodiments, the forming of the gate conductive layer 170 includes sequentially forming a barrier metal layer (e.g., a metal nitride) and a metal layer (e.g., tungsten). Moreover, the technical scopes of the inventive concept are not limitedly applied to a flash memory device and thus the gate conductive layer 170 may vary in terms of a material and a structure. Then, vertically separated gate electrodes WL are formed by isotropically etching the gate conductive layer 170 filled in the trench.
- a barrier metal layer e.g., a metal nitride
- a metal layer e.g., tungsten
- the removing of the gate conductive layer 170 from the trench may include unisotropically etching the gate conductive layer 170 using the uppermost insulation layer constituting a thin film structure ST as an etching mask or a hard mask pattern (not shown) formed additionally on the uppermost insulation layer as an etching mask.
- the data storage layer 150 contacting a top surface of the substrate 100 may serve as an etch stop layer.
- a trench that exposes the data storage layer 150 covering a top surface of the substrate 100 may be formed. Unlike this, a top surface of the substrate 100 may be exposed to a trench as a gate conductive layer 170 is unisotropically etched and as shown in the drawings, a top surface of the substrate 100 may be recessed.
- the gate electrodes WL may be formed by performing an isotropic etching process on the gate conductive layer 170 having an empty region. The isotropic etching process may be performed until the gate electrodes WL are separated from each other. That is, sidewalls of the insulation layers and the data storage layer 150 on a top surface of the substrate 100 may be exposed through the isotropic etching process.
- the gate conductive layer 170 at the sidewall and bottom of the empty region may be substantially and simultaneously etched.
- the gate conductive layer 170 on the thin film structure ST and on the substrate 100 may be uniformly etched.
- horizontal thicknesses of the gate electrodes WL may be uniform. Moreover, according to a process time during the isotropic etching process, horizontal thickness of the gate electrodes WL may vary. For example, the gate electrodes WL may be formed to fill a portion of the recess region. Each of the gate electrodes WL may include a metal pattern 163 a and a barrier metal pattern 162 interposed between the metal pattern 182 and the data storage layer 152 , as shown in FIGS. 15A through 15C .
- the gate electrodes WL formed locally in the respective recess regions may constitute a gate structure. That is, the gate structure may be formed between respectively adjacent trenches. Like this, as trenches are formed, the gate structure according to some embodiments may have a line shape extending in one direction. Moreover, a plurality of semiconductor patterns 132 arranged in one direction may penetrate in one gate structure. Moreover, the gate electrodes WL may have outer walls adjacent to a trench and inner sidewalls adjacent to the semiconductor pattern 132 . The inner sidewalls of the gate electrodes WL may surround the semiconductor pattern 132 or may cross over one sidewall of the semiconductor pattern 132 . Unlike this, the gate electrodes WL in one block are connected to each other in a word line contact region WCTR and thus may have a comb shape or a finger shape.
- the stacked gate electrodes WL may serve as the string selection line SSL, the ground selection line GSL, and the word lines WL described with reference to FIG. 2 .
- the uppermost layer and the lowermost layer of the gate electrodes WL serve as the string selection line SSL and the ground selection line GSL, respectively and the gate electrodes WL therebetween may serve the word lines WL.
- the gate electrodes WL of two layers at the uppermost may serve as the string selection line SSL of FIG. 2 and the gate electrodes WL of two layers at the lowermost may serve as the ground selection line GSL of FIG. 2 .
- the gate electrodes WL serving as the string selection line SSL of FIG. 2 or the ground selection line GSL of FIG. 2 may be horizontally separated and in these embodiments, the electrically separated string selection lines SSL of FIG. 2 or the ground selection lines GSL of FIG. 2 may be disposed at the same height.
- a process for selectively removing the data storage layer 150 formed on the sidewalls of the insulation patterns 111 to 118 and the surface of the substrate 100 may be further performed.
- the removing of the data storage layer 150 may use an etch gas or an etchant having an etch selectivity with respect to the gate conductive layer 170 .
- an etchant such as HF, O3/HF, phosphoric acid, sulfuric acid, and LAL may be used.
- a fluoride based etchant, phosphoric acid, and sulfuric acid may be sequentially used.
- impurity regions 105 serving as a common source line may be formed by ion-implanting an impurity into the substrate 100 between the gate electrodes WL.
- the impurity regions 105 may be formed through an ion implantation process using the gate structures on the substrate 100 as an ion implantation mask.
- the impurity region 105 may have a line shape extending in one direction like a horizontal shape of the trench.
- the impurity region 105 may overlap a portion of the lower region of the gate structure due to the diffusion of ah impurity.
- the impurity region may have an opposite conductive type than the substrate 100 .
- an data storage layer 150 on the bottom surface of the trench 140 may serve as an ion implantation buffer layer.
- the impurity region 105 as described with reference to FIG. 10 , may be formed in the substrate 100 below the trench 140 after the forming of the trench 140 .
- a silicidation process for forming a metal silicide prepared by the reaction of the impurity region 105 in the substrate 100 with a metal layer 180 may be performed.
- a gate separation insulation pattern 190 may be formed in the trench 140 .
- the forming of the gate separation insulation pattern 190 includes filling the trenches 140 having a non-reactive metal layer removed with at least one of insulation materials.
- the gate separation insulation pattern 190 may be at least one of a silicon oxide layer, a silicon nitride layer, and a silicon oxide nitride layer.
- a capping layer may be formed before the forming of the gate separation insulation pattern 190 in the trenches 140 .
- the capping layer may be formed of an insulation nitride and for example may be formed of a silicon nitride layer.
- a drain region D may be formed by implanting an impurity, which has an opposite conductive type than the semiconductor pattern 132 , into an upper portion of the semiconductor pattern 132 . Unlike this, the drain region D may be formed on the semiconductor pattern 132 before the forming of the trenches 140 described in FIG. 10 .
- bit lines connecting the semiconductor patterns 132 electrically may be formed on the gate electrodes WL.
- the bit lines BL may be formed along a direction crossing over the gate electrodes WL having a line shape as shown in the drawings.
- the bit lines BL may be connected to the drain region D on the semiconductor patterns 132 by a contact plug.
- FIG. 18 is a schematic block diagram illustrating a memory system including a semiconductor memory device manufactured according to manufacturing methods of some embodiments of the inventive concept.
- the memory system 1100 may be applied to a PDA, a portable computer, a web tablet, a wireless phone, a mobile phone, a digital music player, a memory card, or all devices for transmitting and receiving information via a wireless environment.
- the memory system 1100 includes a controller 1110 , an input/output device (or I/O) 1120 such as a keypad, a keyboard, and a display, a memory device 1130 , an interface 1140 , and a bus 1150 .
- the memory 1130 is mutually communicated with the interface 1140 through the bus 1150 .
- the controller 1110 may include at least one micro processor, digital signal processor, micro controller, or other processors similar thereto.
- the memory 1130 may be used for storing commands executed by a controller.
- the input/output device 1120 may receive data or signal from the external of the system 1100 or outputs data or signal to the external of the system 1100 .
- the input/output device 1120 may include a keyboard, a keypad, or a display device.
- the memory 1130 includes a nonvolatile memory device according to embodiments of the inventive concept.
- the memory 1130 may further include other kinds of memories, an arbitrarily random accessible volatile memory, and other various kinds of memories.
- the interface 1140 serves to transmit data to a communication network or receive data from a communication network.
- FIG. 19 is a schematic block diagram illustrating memory cards including a semiconductor memory device manufactured according to some embodiments of the inventive concept.
- the memory card 1200 for supporting a data storage capacity of a large amount includes a flash memory device 1210 according to the inventive concept.
- the memory card 1200 includes a memory controller 1220 for controlling general data exchange between the host and the flash memory device 1210 .
- a SRAM 1221 serves as an operating memory of a central processing unit (CPU) 1222 .
- the host interface 1223 includes a data exchange protocol of a host connected to the memory card 1200 .
- An error correction code block (ECC) 1224 detects and corrects errors in data read from the flash memory device 1210 .
- a memory interface 1225 interfaces with the flash memory device 1210 of the inventive concept.
- the CPU 1222 performs general control operations for data exchanges of the memory controller 1220 .
- the memory card 1200 may further include a ROM (not shown) for storing code data for interfacing with a host.
- FIG. 20 is a schematic block diagram illustrating information processing systems mounting a semiconductor memory device according to some embodiments of the present inventive concept.
- a memory system 1310 of the inventive concept is mounted on the information processing system such as a mobile device or a desktop computer.
- the information processing system 1300 includes a flash memory system 1310 , a modem 1320 , a CPU 1330 , a RAM 1340 , and a user interface 1350 , which are electrically connected to a system bus 1360 .
- the flash memory system 1310 may be substantially identical to the above mentioned memory system or flash memory system.
- the flash memory system 1310 stores data processed by the CPU 1330 or data inputted from the external.
- the flash memory system 1310 may be configured as a semiconductor disk device (SSD) and in these embodiments, the information processing system 1300 may stably store a high capacity data in the flash memory system 1310 . Moreover, as its reliability is increased, since the flash memory system 1310 can save resources consumed for correcting errors, a high-speed data exchange function can be provided to the information processing system 1300 . Although not shown in the drawings, it is apparent to those skilled in the art that the information processing system 1300 may further include an application chipset, a camera image processor (CIS), and an input/output device.
- SSD semiconductor disk device
- a flash memory device or a memory system may be mounted through various forms of semiconductor packages.
- the flash memory device or the memory system may be packaged for mounting through Package on Package (PoP), Ball Grid Arrays (BGAs), Chip Scale Packages (CSPs), Plastic Leaded Chip Carrier (PLCC), Plastic Dual In-Line Package (PDIP), Die in Waffle Pack, Die in Wafer Form, Chip On Board (COB), Ceramic Dual In-Line Package (CERDIP), Plastic Metric Quad Flat Pack (MQFP), Thin Quad Flat Pack (TQFP), Small Outline Integrated Circuit (SOIC), Shrink Small Outline Package (SSOP), Thin Small Outline Package (TSOP), System In Package (SIP), Multi Chip Package (MCP), Wafer-level Fabricated Package (WFP), and Wafer-level Processed Stack Package (WSP).
- PoP Package on Package
- BGAs Ball Grid Arrays
- CSPs Chip Scale Packages
- PLCC Plastic Leaded Chip Carrier
- PDIP Plastic Dual In-Line Package
- stress applied to a substrate may be alleviated by adjusting stresses of first and second material layers constituting a thin film structure. Accordingly, cracks of first and second material layers may be prevented and a substrate warpage phenomenon may be reduced. Accordingly, process errors may be reduced during manufacturing processes of a tree-dimensional semiconductor device and furthermore, productivity of manufacturing processes for a three-dimensional semiconductor device may be improved.
- oxide layer and sacrificial layers are alternately and repeatedly deposited in one chamber. Accordingly, forming of repeatedly and alternately stacked oxide and sacrificial layers may improve productivity.
- nitrous oxide is used as an oxygen source gas
- particles occurring on a substrate may be minimized during the forming of the oxide layers and the sacrificial layers. Accordingly, a three-dimensional semiconductor device with improved reliability and electrical characteristics may be realized.
Abstract
Methods of manufacturing a three-dimensional semiconductor device are provided. The method includes: forming a thin film structure, where first and second material layers of at least 2n (n is an integer more than 2) are alternately and repeatedly stacked, on a substrate; wherein the first material layer applies a stress in a range of about 0.1×109 dyne/cm2 to about 10×109 dyne/cm2 to the substrate and the second material layer applies a stress in a range of about −0.1×109 dyne/cm2 to about −10×109 dyne/cm2 to the substrate.
Description
- This application claims priority to Korean Patent Application No. 10-2010-0090186, filed Sep. 14, 2010 and Korean Patent Application No. 10-2010-0103017, filed Oct. 21, 2010, the disclosures of which are hereby incorporated herein by reference as if set forth in their entirety.
- The present inventive concept relates to three-dimensional semiconductor devices and, more particularly, to methods of manufacturing three-dimensional semiconductor memory devices having a plurality of sequentially-stacked thin layers.
- In order to provide good performance and low prices, integration in three-dimensional semiconductor devices has been increased. In semiconductor memory devices, since its degree of integration is an important factor for determining a product's price, its increased integration is beneficial. In two-dimensional or planar semiconductor memory devices, since its degree of integration is mainly determined by an area that a unit memory cell occupies, it is greatly affected by a level of a fine pattern formation technique. However, since expensive equipment is typically required for forming small patterns, although the degree of integration is a two-dimensional semiconductor memory is increased, it is still limited.
- To address these problems, a three-dimensional memory device having a plurality of three-dimensionally arranged memory cells is suggested. However, in order for mass production of a three-dimensional semiconductor memory device, process technologies, which may reduce manufacturing cost per bit to less than that of a two-dimensional semiconductor memory device and realize reliable product characteristics, are required.
- The present disclosure provides methods of manufacturing a three-dimensional semiconductor device with improved reliability and productivity.
- Embodiments of the inventive concept provide methods of manufacturing a three-dimensional semiconductor device , the methods including: forming a thin film structure, where first and second material layers of at least 2n (n is an integer more than 2) are alternately and repeatedly stacked, on a substrate; wherein the first material layer applies a stress in a range of about 0.1×109 dyne/cm2 to about 10×109 dyne/cm2 to the substrate and the second material layer applies a stress in a range of about −0.1×109 dyne/cm2 to about −10×109 dyne/cm2 to the substrate.
- In other embodiments of the inventive concept, methods of manufacturing a three-dimensional device include: loading a substrate into one chamber; alternately and repeatedly stacking oxide layers and sacrificial layers in the chamber; and unloading the substrate from the chamber, wherein an oxygen gas used to deposit the oxide layers includes nitrous oxide.
- The accompanying drawings are included to provide a further understanding of the inventive concept, and are incorporated in and constitute a part of this specification. The drawings illustrate exemplary embodiments of the inventive concept and, together with the description, serve to explain principles of the inventive concept. In the drawings:
-
FIG. 1 is a schematic circuit diagram illustrating a cell array of a three-dimensional semiconductor device according to some embodiments of the inventive concept. -
FIG. 2 is a perspective view illustrating a cell array of a three-dimensional semiconductor device according to some embodiment of the inventive concept. -
FIG. 3 is a diagram illustrating a three-dimensional semiconductor device according to some embodiments of the inventive concept. -
FIGS. 4A through 4C are diagrams illustrating methods of forming a thin film structure for a three-dimensional semiconductor device according to some embodiments of the inventive concept. -
FIG. 5 is a flowchart illustrating processing steps in the fabrication of a thin film structure of a three-dimensional semiconductor device according to some embodiments of the inventive concept. -
FIGS. 6A through 6D are wafer particle maps illustrating occurrences of particles in gas reaction tests in accordance with some embodiments of the present inventive concept. -
FIGS. 7 through 14 are perspective views illustrating processing steps in the fabrication of three-dimensional semiconductor memory devices according to some embodiments of the inventive concept. -
FIGS. 15A through 15C are diagrams illustrating portions ofFIG. 14 in accordance with some embodiments of the present inventive concept. -
FIGS. 16 and 17 are perspective views illustrating a three-dimensional semiconductor memory device according to some embodiments of the inventive concept. -
FIG. 18 is a schematic block diagram illustrating examples of a memory system including a semiconductor memory device in accordance with some embodiments of the present inventive concept. -
FIG. 19 is a schematic block diagram illustrating examples of a memory card including a semiconductor memory device in accordance with some embodiments of the present inventive concept. -
FIG. 20 is a schematic block diagram illustrating examples of an information processing system mounting a semiconductor memory device in accordance with some embodiments of the present inventive concept. - Advantages and features of the present inventive concept and methods of accomplishing the same may be understood more readily by reference to the following detailed description of preferred embodiments and the accompanying drawings. The present inventive concept may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete and will fully convey the concept of the inventive concept to those skilled in the art, and the present inventive concept will only be defined by the appended claims. In the drawings, the thickness of layers and regions are exaggerated for clarity.
- It will be understood that when an element or layer is referred to as being “on or “connected to” another element or layer, it can be directly on or connected to the other element or layer or intervening elements or layers may be present. In contrast, when an element is referred to as being “directly on” or “directly connected to” another element or layer, there are no intervening elements or layers present. Like numbers refer to like elements throughout. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
- Spatially relative terms, such as “below,” “beneath,” “lower,” “above,” “upper,” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- Embodiments described herein will be described referring to plan views and/or cross-sectional views by way of ideal schematic views of the inventive concept. Accordingly, the exemplary views may be modified depending on manufacturing technologies and/or tolerances. Therefore, the embodiments of the inventive concept are not limited to those shown in the views, but include modifications in configuration formed on the basis of manufacturing processes. Therefore, regions exemplified in figures have schematic properties and shapes of regions shown in figures exemplify specific shapes of regions of elements and not limit aspects of the inventive concept.
- Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this inventive concept belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and the present disclosure, and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
- Hereinafter, a three-dimensional semiconductor device according to some embodiments of the inventive concept and methods of manufacturing the same will be discussed with respect to
FIGS. 1 through 20 . As will be discussed, three-dimensional semiconductor devices according to embodiments of the inventive concept may include a cell array region, a peripheral circuit region, and a connection region. In the cell array region, a plurality of memory cells, bit lines and word lines for electrical connections of the memory cells are disposed. In the peripheral circuit region, peripheral circuits for driving the memory cells and reading data stored in the memory cells are formed. More specifically, a word line driver, a sense amplifier, row and column decoders, and control circuit may be disposed in the peripheral circuit region. The connection region may be disposed between the cell array region and the peripheral circuit region and wiring structures connecting the word lines with the peripheral circuit electrically may be disposed in the connection region. -
FIG. 1 is a schematic circuit diagram illustrating a cell array of three-dimensional semiconductor devices according to some embodiments of the inventive concept.FIG. 2 is a perspective view illustrating a cell array region of three-dimensional semiconductor devices according to some embodiments of the inventive concept. - Referring first to
FIG. 1 , a cell array of the three-dimensional semiconductor memory device may include a common source line CSL, a plurality of bit lines BL, and a plurality of cell strings CSTR between the common source line CSL and the bit lines BL. - The bit lines BL are two-dimensionally arranged and a plurality of cell strings CSTR is connected in parallel to the bit lines, respectively. The cell strings CSTR may be commonly connected to the common source line CSL. In other words, a plurality of cell strings CSTR may be disposed between the plurality of bit lines and one common source line CSL. In some embodiments, the common source lines CSL may be two-dimensionally arranged. Here, the same voltage may be applied to the common source lines CSL and each of the common source lines CSL may be electrically controlled.
- Each of the cell strings CSTR may include a ground selection transistor GST connected to the common source line CSL, a string selection transistor SST connected to a bit line BL, and a plurality or memory cell transistors MCT between the ground and string selection transistors GST and SST. Moreover, the ground selection transistor GST, the string selection transistor SST, and the memory cell transistors MCT may be connected in series.
- The common source line CSL may be commonly connected to sources of the ground selection transistors GST. Furthermore, the ground selection line GSL, the plurality of word lines WL0 to WL3, and the plurality of string selection lines SSL between the common source line CSL and the bit lines BL may serve as gate electrodes of a the ground selection transistor GST, the memory cell transistors MCT, and the string selection transistors SST, respectively. Additionally, each of the memory cell transistors MCT includes a data storage element,
- Referring now to
FIG. 2 , the common source line CSL may be an impurity region formed in a conductive thin layer on thesubstrate 100 or in thesubstrate 100. The bit lines BL may be conductive patterns, for example, a metal line, spaced from thesubstrate 100 and disposed thereon. The bit lines BL are two-dimensionally arranged, and a plurality of cell strings CSTR are connected in parallel to the respective bit lines BL. Accordingly, the cell strings CSTR are two-dimensionally arranged on the common source line CSL or thesubstrate 100. - Each of the cell strings CSTR includes a plurality of ground selection lines GSL1 and GSL2 between the common source line CSL and the bit lines BL, a plurality of word lines WL0 to WL3, and a plurality of string selection lines SSL1 and SSL2. In some embodiments, the plurality of string selection lines SSL1 and SSL2 may constitute the string selection lines SSL of
FIG. 2 and the plurality of ground selection liens GSL1 and GSL2 may constitute the ground selection lines GSL ofFIG. 2 . Moreover, the ground selection lines GSL1 and GSL2, the word lines WL1 to WL3, and the string selection lines SSL1 and SSL2 may be conductive patterns stacked on thesubstrate 100. - Additionally, each of the cell strings CSTR may include a semiconductor pillar (or, a vertical semiconductor pattern; PL) that vertically extends from the common source line CSL to connect to the bit line BL. The semiconductor pillars PL may be formed to penetrate the ground selection lines GSL1 and GSL2, the word lines WL0 to WL3, and the string selection lines SSL1 and SSL2. That is, the semiconductor pillars PL may penetrate a plurality of conductive patterns stacked on the
substrate 100. Furthermore, the semiconductor pillar PL includes a main body B and impurity regions D at one end or both sides of the main body B. For example, a drain region D may be formed at a top, i.e., between the main body B and the bit line BL, of the semiconductor pillar PL. - A data storage layer DS may be disposed between the word lines WL0 to WL3 and the semiconductor pillars PL. According to some embodiments, the data storage layer DS may be a charge storage layer. For example, the data storage layer DS may be one of a trap insulation layer and an insulation layer including a floating gate electrode or conductive nano dots.
- A dielectric layer serving as a gate insulation layer of a transistor may be disposed between the ground selection lines GSL1 and GSL2 and the semiconductor pillars PL or between the string selection lines SSL1 and SSL2 and the semiconductor pillar PL. Here, the dielectric layer may be formed of the same material as the data storage layer DS, and may be a gate insulation layer, for example, a silicon oxide layer, for a typical Metal Oxide Silicon Field Effect Transistor (MOSFET).
- In this structure, the semiconductor pillars PL together with the ground selection lines GSL1 and GSL2, the word lines WL0 to WL3, and the string selection lines SSL1 and SSL2 may constitute a MOSFET using the semiconductor pillar as a channel region. Unlike this, the semiconductor pillars PL together with the ground selection lines GSL1 and GSL2, the word lines WL0 to WL3, and the string selection lines SSL1 and SSL2 may constitute a Metal Oxide Silicon (MOS) capacitor.
- In these embodiments, the ground selection lines GSL1 and GSL2, the plurality of word lines WL0 to WL3, the plurality of string selection lines SSL1 and SSL2 may serve as gate electrodes of a selection transistor and a cell transistor, respectively. Moreover, due to a fringe field occurring from a voltage applied to the ground selection lines GSL1 and GSL2, the word lines WL0 to WL3, and the string selection lines SSL1 and SSL2, inversion regions may be formed in the semiconductor pillars PL. Here, the maximum distance or width of the inversion region may be greater than a thickness of a word line or a selection line generating the inversion region. Accordingly, the inversion regions in the semiconductor pillar vertically overlap, thereby forming a current path for electrically connecting a bit line selected from the common source line CSL.
- That is, the cell string CSTR may have a structure in which ground and string transistors constituted by the lower and upper selection lines GSL1, GSL2, SSL1, and SSL2 are connected in series to the cell transistors MCT of
FIG. 2 constituted by the word lines WL0 to WL3. - Operation of the three-dimensional memory device described with reference to
FIGS. 1 and 2 will be briefly described as follows. The operation of the three-dimensional memory device is not limited thereto and may be diversely modified. First, a program operation for writing data on memory cells will be described. The same voltage may be applied to the word lines WL0 to WL3 at the same layer and respectively different voltages may be applied to the word lines WL0 to WL3 at respectively different layers. Moreover, a program voltage VPGM is applied to the word lines WL0 to WL3 of a layer including a selected memory cell and a pass voltage VPASS is applied to the word lines WL0 to WL3 of an unselected layer. Here, the program voltage is a high voltage of about 10 V to about 20 V and the pass voltage VPASS is a voltage for turning on memory cell transistors. Additionally, about 0 V is applied to a bit line BL connected to a selected memory cell transistor and a voltage Vcc, i.e., a power supply voltage, is applied to other bit lines BL. Moreover, about 0 V, i.e., a ground voltage, is applied to the ground selection lines GSL so that all the ground selection transistors are turned off. Furthermore, a voltage Vcc is applied to the selected string selection line SSL and about 0 V is applied to the unselected string selection line SSL. Under this voltage condition, a selected string selection transistor SST and memory cell transistors MCT in the selected cell string CSTR may be turned on. Therefore, a channel of the memory cell transistors MCT in the selected cell string CSTR is equipotential with the selected bit line BL, i.e., about 0 V. At this point, since a program voltage VPGM of a high voltage is applied to the word lines WL0 to WL3 of the selected memory cell transistor MCT, an F-N tunneling phenomenon occurs so that data may be written on the selected memory cell transistor. - Then, a read operation for reading data written on memory cells will be described. The same voltage may be applied to the word lines WL0 to WL3 at the same layer and respectively different voltages may be applied to the word lines WL0 to WL3 at respectively different layers. In particular, for a read operation, about 0 V is applied to the word lines WL0 to WL3 connected to a selected memory cell transistor MCT and a read voltage Vread is applied to the word lines WL0 to WL3 of unselected memory cell transistors at a different layer. Here, the read voltage Vread is a voltage for turning on the unselected memory cell transistors. Moreover, a bit line voltage of about 0.4 V to about 0.9 V may be applied to a selected bit line BL and about 0 V is applied to other bit lines BL. Moreover, about 0 V is applied to the common source line CSL and a read voltage Vread is applied to the ground selection lines GSL, so that a channel of the selected memory cell transistor MCT may be connected to the common source line CSL. Additionally, a read voltage Vread is applied to the selected string selection line SSL and about 0 V is applied to the unselected string selection line SSL. Under this voltage condition, according to data (0 or 1) of the selected memory cell, the memory cell transistor MCT may be turned on or off. When the selected memory cell transistor MCT is turned on, current flow may occur in the cell string CSTR and a change of current flowing in the cell string CSTR may be sensed through the selected bit line BL.
- For example, after electrons are stored in the selected memory cell transistor MCT, the selected memory cell transistor MCT is turned off and a voltage of the selected bit line BL is not delivered to the common source region CSL. Unlike this, when electrons are not stored in the selected memory cell transistor MCT, the selected memory cell is turned on by a read voltage and a voltage of the bit line BL is delivered to the common source line CSL.
- Then, an erase operation of a three-dimensional semiconductor device will be described. According to some embodiments, the erase operation may be performed by emitting charges stored in the memory cell transistor MCT to the semiconductor pillar PL. According to further embodiments, the erase operation may be performed by injecting charges having an opposite type to charges stored in the data storage layer into the data storage layer. According to still further embodiments, one of memory cell transistors may be selected and erased or memory cell transistors MCT of a block unit may be simultaneously erased.
- Referring now to
FIG. 3 , a view illustrating methods of manufacturing a three-dimensional semiconductor device according to some embodiments of the inventive concept will be discussed. As illustrated inFIG. 3 , in the three-dimensional semiconductor device, in order to form three-dimensionally arranged word lines, a thin film structure ST, where a plurality of first and second material layers 10 and 20 are alternately and repeatedly stacked, may be formed on asubstrate 100. Here, the first and second material layers may be continuously stacked with at least more than 2n, n being an integer greater than 2, layers. - This thin film structure ST may provide stress to the
substrate 100, i.e., a wafer, and due to this, as shown inFIG. 3 , a warpage phenomenon may occur. Moreover, as stress applied on thesubstrate 100 is increased, a warpage phenomenon of thesubstrate 100 becomes worse and cracks between the first and second material layers 10 and 20 may occur. Additionally, as thesubstrate 100 becomes bent, a process margin becomes changed during a following process or a process error may occur in semiconductor equipment. - Meanwhile, according to embodiments of the inventive concept, stress applied to the
substrate 100 by the thin film structure ST may be alleviated by adjusting the first and second material layers 10 and 20 constituting the thin film structure ST. Accordingly, cracks of the first andsecond material layer substrate 100 may be suppressed. Accordingly, process errors in manufacturing processes of the three-dimensional semiconductor device may be reduced and furthermore, productivity of manufacturing processes for a semiconductor device may be improved. - Referring now to
FIGS. 4A through 4C , methods of forming a thin film structure in a three-dimensional semiconductor device according to some embodiments of the inventive concept will be discussed.FIG. 4A through 4C are views illustrating methods of forming a thin film structure in a three-dimensional semiconductor device according to some embodiments of the inventive concept. Referring first toFIG. 4A , the thin film structure ST ofFIG. 3 may be formed on asubstrate 100 by alternately and repeatedly stacking first material layers 10 and second material layers 20. - The first material layers 10 and the second material layers 20 may be layers having tensile stress and/or compressive stress. According to some embodiments, the first material layers 10 and the second material layers 20 may have stresses of respectively opposite types. For example, the first material layers 10 may be layers having tensile stress and the second material layers 20 may be layers having compressive stress. That is, according to some embodiments, the thin film structure may have tensile stress layers and compressive stress layers, which are alternately and repeatedly stacked. According to some embodiments, the first material layers 10 and the second material layers 20 may have a high etch selectivity during a wet etching process and may have a low etch selectivity during a dry etching process. Additionally, the first material layers 10 and the second material layers 20 may have the same thickness or respectively different thicknesses.
- The first material layers 10 and the second material layers 20 may be deposited through thermal chemical vapor deposition (CVD), plasma enhanced (PE) CVD, physical CVD, or atomic layer deposition (ALD).
- According to some embodiments, the first material layers 10 and the second material layers 20 may be deposited under a plasma atmosphere after plasma is generated from a reaction gas. For example, the first material layers 10 and the second material layers 20 may be deposited through plasma deposition equipment of a remote plasma CVD method, a microwave plasma CVD method, an inductively coupled plasma (ICP) method, a dual frequency capacitively coupled plasma (CCP) method, a helicon plasma CVD method, or a high density plasma method.
- The first material layers 10 may be at least one of a silicon layer, a silicon oxide layer, a silicon carbide layer, a silicon oxynitride layer, and a silicon nitride layer. The second material layers 20 may be at least one of a silicon layer, a silicon oxide layer, a silicon carbide layer, a silicon oxynitride layer, and a silicon nitride layer and may be formed of a different material than the
first material layer 10. - The first material layers 10 may be formed of a silicon nitride layer and the second material layers 20 may be formed of a silicon oxide layer. Moreover, a silicon oxide layer constituting the
second material layer 20 may be a high density plasma (HDP) oxide layer, or may be formed of TetraEthylorthoSilicate (TEOS), Plasma Enhanced TetraEthylOrthoSilicate (PE-TEOS), 03-Tetra Ethyl Ortho Silicate (03-TEOS), Undoped Silicate Glass (USG), PhosphoSilicate Glass (PSG), Borosilicate Glass (BSG), BoroPhosphoSilicate Glass (BPSG), Fluoride Silicate Glass (FSG), Spin On Glass (SOG), Tonen SilaZene (TOSZ) or combinations thereof. - In the thin film structure, when the first material layers 10 are formed through LP-CVD or thermal-CVD, tensile stress applied to the
substrate 100 may be increased. Accordingly, a warpage phenomenon of thesubstrate 100 becomes worse and cracks between the first and second material layers 10 and 20 may occur. - Additionally, when a silicon nitride layer is formed through an LP-CVD method, since it is formed in a chamber of a batch type, the silicon nitride layer may be deposited on the front and rear of the
substrate 100. Accordingly, a process for removing the silicon nitride layer deposited on the rear of thesubstrate 100 is required to perform the next process. - Meanwhile, according to some embodiments, the first and second material layers 10 and 20 may be formed through a PE-CVD method. When the PE-CVD method is used to form the first and second material layers 10 and 20, stresses of the first and second material layers 10 and 20 may vary according to a composition and/or thickness of a reaction substance. Additionally, stresses of the first and second material layers 10 and 20 may vary according to changes of deposition parameters such as a deposition temperature, an RF power, a pressure, a reaction gas mixing rate during a PE-CVD process and a concentration and a reaction type of a carrier gas.
- Additionally, when a PE-CVD process is performed in a chamber of a single type, a process for removing a thin film structure on the rear of the substrate 100 (which is formed when the thin film structure is formed in a chamber of a batch type) may be omitted.
- According to some embodiments, a silicon nitride layer (i.e., the first material layer 10) may have tensile stress and a silicon oxide layer (i.e., the second material layer 20) may have compressive stress. That is, the thin film structure may be formed by alternately and repeatedly stacking a tensile stress layer and a compressive stress layer.
- According to some embodiments, the stacking of the silicon nitride layer and the silicon oxide layer alternately and repeatedly may be performed in-situ in a sealed chamber where a PE-CVD process is performed. In particular, the forming of the thin film structure includes forming a silicon nitride layer using silicon source gas and nitrogen source gas, performing a first purge process, forming a silicon oxide layer using silicon source gas and oxygen source gas, and performing a second purge process.
- In particular, when the silicon nitride layer is formed using a PE-CVD method, it may be deposited using silicon source gas and nitrogen source gas. Here, the silicon source gas may be at least one of SiH4, Si2H6, SiH3Cl, and SiH2Cl2 and the nitrogen source gas may be NH3 and/or N2. Additionally, the carrier gas may be N2 and/or He gas.
- The silicon nitride layer formed through the above deposition process may contain hydrogen and also include Si—N bonding, N—H bonding, Si—H bonding, and Si—O bonding. Moreover, stress of a silicon nitride layer may vary according to a hydrogen content and a ratio of N—H bonding/Si—H bonding. In particular, as a ratio of N—H bonding/Si—H bonding is decreased, tensile stress is increased and as a ratio of N—H bonding/Si—H bonding is increased, compressive stress is increased. Furthermore, in relation to the silicon nitride layer, a hydrogen content and a ratio of N—H bonding/Si—H bonding may vary according to a deposition temperature of the silicon nitride layer. In particular, as a deposition temperature is increased during the forming of the silicon nitride layer, a hydrogen content and a ratio of N—H bonding/Si—H bonding in the silicon nitride layer may be reduced.
- When a silicon oxide layer is formed using a PE-CVD method, it may be deposited using silicon source gas or oxygen source gas. Here, silicon source gas may be at least one of SiH4, Si2H6, SiH3Cl, SiH2Cl2, and TEOS and the oxygen source gas may be N2O, O2 and/or O3 (ozone), The silicon oxide layer formed through the deposition process may include Si—O and Si—OH bonding and as Si—OH bonding is decreased compressive stress may be increased.
- According to some embodiments, a silicon nitride layer may be formed at a deposition temperature of about 250° C. to about 650° C. Additionally, the silicon nitride layer may be formed in a sealed chamber with SiH4 gas of about 10 sccm to about 100 sccm, NH3 gas of about 10 sccm to 100 sccm, N2 gas of about 1.0 sccm to about 5.0 sccm, and RF power of about 50 W to about 10000 W. The silicon nitride layer may have an N—H bonding/Si—H bonding ratio of about 1.0 to about 5.0 and may have a stress of about 0.1×109 dyne/cm2 to about 10×109 dyne/cm2.
- According to some embodiments, a silicon nitride layer may be formed at a deposition temperature of about 250° C. to about 650° C. Additionally, the silicon nitride layer may be formed in a sealed chamber with SiH4 gas of about 10 sccm to about 100 sccm, N2O gas or 0 2 of about 10 sccm to 100 sccm, and RF power of about 50 W to about 10000 W. The silicon nitride layer may have a stress of about −0.1×109 dyne/cm2 to about −10×109 dyne/cm2.
- Thus, since a thin film structure is formed by alternately and repeatedly stacking tensile stress layers and compressive stress layers, stress applied to the
substrate 100 by the thin film structure may be adjusted. That is, as shown inFIG. 4A , stress applied to thesubstrate 100 may be cancelled out by the tensile stress of the first material layers and the compressive stress of the second material layers 20. Accordingly, the stress applied to thesubstrate 100 by the thin film structure is reduced so that the warpage of thesubstrate 100 may be suppressed as shown inFIG. 3 . Moreover, according to some embodiments, after forming a thin film structure on thesubstrate 100, the degree of warpage in thesubstrate 100, i.e., a warpage height WH ofFIG. 3 between the center and edge of thesubstrate 100, may be reduced to less than about ±200 μm. - Moreover, according to further embodiments, the
first material layer 10 formed of a silicon nitride layer may have compressive stress and the second material formed of a silicon oxide layer may have tensile stress. For example, through a PE-CVD method, the silicon nitride layer having a ratio of N—H bonding/Si—H bonding ratio of about 5 to about 20 may be formed by changing deposition parameters in a PE-CVD process such as temperature, RF power, pressure, a reaction gas mixing rate, and a reaction type. - Furthermore, according to still further embodiments, in order to reduce tensile stress of the silicon nitride layer, a hydrogen processing process is performed to increase a hydrogen content in the silicon nitride layer, On the contrary, in order to increase tensile stress applied to the
substrate 100 by the silicon nitride layer, a plasma processing process using nitrogen radicals may be performed. Accordingly, Si—N bonding may become denser in the silicon nitride layer. - Additionally, according to some embodiments, after a silicon oxide layer having compressive stress is formed of the
second material layer 20, a dehydrogenation process is performed to reduce the compressive stress of the silicon oxide layer. For example, the dehydrogenation includes performing a plasma process, UV process, or a thermal process at a dehydrogenation gas atmosphere and the dehydrogenation gas may be N2, O2, O3, N2O, and combinations thereof. Thus, once a dehydrogenation process is performed on the silicon oxide layer, Si—OH bonding is reduced in the silicon oxide layer so that hydrogen ions may be reduced and tensile stress may be increased by a void formed in the dehydrogenated silicon oxide layer. - According to still further embodiments, first and second material layers 10 and 20 are alternately and repeatedly stacked to form a thin film structure. The first material layers 10 may be formed of a silicon nitride layer having compressive stress and the second material layers 20 may be formed of a silicon oxide layer such as PhosphoSilicate Glass (PSG), Borosilicate Glass (BSG), and BoroPhosphoSilicate Glass (BPSG). Here, an impurity such as Ge ion may be implanted into or a UV processing process may be formed on the silicon nitride layer having compressive stress. Accordingly, after the forming of the silicon nitride layer having compressive stress, processes for alleviating the compressive stress are performed so that the stress of the thin film structure having alternately and repeatedly stacked first and second material layers may be alleviated.
- As illustrated in embodiments of
FIG. 4B , first material layers 10 a and 10 b and second material layers 110 are alternately and repeatedly stacked to form a thin film structure and the first material layers 10 a and 10 b may have tensile or compressive stress. - For example, the first material layers 10 a and 10 b are stacked with the
second material layer 110 interposed and at this point, in relation to the first and second material layers 10 a and 10 b, a silicon nitride layer having tensile stress and a silicon nitride layer having compressive stress may be alternately stacked. Also, the second material layers 110 may be formed of a silicon oxide layer such as PhosphoSilicate Glass (PSG), Borosilicate Glass (BSG), and BoroPhosphoSilicate Glass (BPSG). That is, a silicon nitride layer having tensile stress, a silicon oxide layer, a silicon nitride layer having compressive stress, and a silicon oxide layer may be sequentially and repeatedly formed on thesubstrate 100. Accordingly, stress applied to the substrate may be alleviated by a thin film structure formed of the plurality of first and second material layers 10 a, 10 b, and 110, - According to embodiments illustrated in
FIG. 4C , first and second material layers 10 a, 10 b, and 110 are alternately and repeatedly stacked to form a thin film structure and the first material layers 10 a and 10 b may have tensile or compressive stress. Here, the first material layers 10 a and 10 b constituting a bottom of the thin film structure may apply tensile stress on thesubstrate 100 and the first material layers 10 a and 10 b constituting a top of the thin film structure may apply compressive stress on thesubstrate 100. For this, the first material layers 10 a and 10 b may be formed of a silicon nitride layer formed using a PE-CVD method and the first material layers 10 a and 10 b constituting a bottom of the thin film structure may have a N—H bonding/Si—H bonding ratio of about 1 to about 5. The first material layers 10 a and 10 b constituting a top of the thin film structure may have an N—H bonding/Si—H bonding ratio of about 5 to about 110. Furthermore, the first material layers 10 a and 10 b constituting a bottom of the thin film structure may be formed at a first deposition temperature and the first material layers 10 a and 10 b constituting a top of the thin film structure may be formed at a second deposition temperature lower than the first deposition temperature. - According to embodiments of the inventive concept, while the first and second material layers 10 and 20 may be repeatedly stacked, a deposition condition may be changed according to the degree of warpage in the
substrate 100. For example, when the first and second material layers 10 and 20 are deposited using a PE-CVD method, deposition parameters such as temperature, RF power, pressure, a reaction gas mixing rate, and a reaction type. - Hereinafter, methods of manufacturing a three-dimensional semiconductor device including forming a layer stacked structure with a plurality of stacked sacrificial layers and oxide layers will be described with reference to
FIGS. 4A and 5 .FIG. 5 is a flowchart illustrating methods of alternately and repeatedly stacking oxide layers and sacrificial layers in relation to methods of manufacturing a three-dimensional semiconductor device according to some embodiments of the inventive concept. - Referring to
FIG. 5 , asubstrate 100 may be loaded into a process chamber in operation S100. Deposition equipment including the process chamber may further include a load lock chamber, a transfer chamber, and a transfer robot. Thesubstrate 100 may transfer into the transfer chamber through the load lock chamber. Thesubstrate 100 may be loaded into the process chamber using the transfer robot disposed in the transfer chamber. - Referring to
FIGS. 4A and 5 , asacrificial layer 10 and anoxide layer 20 may be formed in the process chamber in operation S110. Thesacrificial layer 10 and theoxide layer 20 may be formed through a CVD method. According to some embodiments, the CVD method may include a PE-CVD method. The PE-CVD method generates plasma using microwave or RF power to deposit a thin layer at a plasma atmosphere. Additionally, the process chamber may be a chamber of a single type. - The
sacrificial layer 10 and theoxide layer 20 may be formed of material having respectively different etch selectivities. Thesacrificial layer 10 may be a silicon nitride layer and theoxide layer 20 may be a silicon oxide layer. For example, the silicon oxide layer constituting theoxide layer 20 may include Plasma Enhanced TetraEthylOrthoSilicate (PE-TEOS), Undoped Silicate Glass (USG), PhosphoSilicate Glass (PSG), Borosilicate Glass (BSG), BoroPhosphoSilicate Glass (BPSG), and combinations thereof. - Operation S110 includes depositing the
sacrificial layer 10 in operation S111, performing a purging process in operation S113, depositing the oxide layer in operation S115, and performing a second purging process in operation S117. - The depositing of the
sacrificial layer 10 in operation S111 may be performed using a first gas mixture. The first gas mixture may include silicon source gas and nitrogen source gas. For example, the silicon source gas may include at least one of silane or TEOS gas. The nitrogen source gas may include at least one of ammonia gas or nitrogen gas. Thesacrificial layer 10 may be formed on thesubstrate 100 by a chemical reaction of the silicon source gas and the nitrogen source gas. - The first gas mixture may further include carrier gas. The carrier gas may include at least one of nitrogen, argon, or helium. According to some embodiments, the first gas mixture may include silicon gas of about 10 sccm to about 100 sccm, nitrogen source gas of about 10 sccm to about 100 sccm, and carrier gas of about 1.0 sccm to about 5.0 sccm.
- The performing of the first purging process in operation S113 may discharge a first gas mixture used for depositing the
sacrificial layer 10 and a by-product occurring during the depositing of thesacrificial layer 10 to the outside of the process chamber. - The depositing of the
oxide layer 20 in operation S115 may be performed using a second gas mixture on thesacrificial layer 10 and the second gas mixture may include silicon source gas and oxygen source gas. For example, the silicon source gas may include at least one of silane gas or TEOS gas. According to embodiments of the inventive concept, the oxygen source gas may include N2O. Theoxide layer 20 may be formed on thesacrificial layer 10 by a chemical reaction of the silicon source gas and the N2O gas. - The second gas mixture may further include a carrier gas. The carrier gas may include at least one of nitrogen, argon, or helium. According to some embodiments, the second gas mixture may include a silicon source gas of about 10 sccm to about 100 sccm, a nitrous oxide of about 10 seem to about 100 sccm, and a carrier gas of about 1.0 sccm to about 5.0 sccm.
- The second purging process in operation S117 may discharge a second gas mixture used for depositing the
oxide layer 20 and a by-product occurring during the depositing of theoxide layer 20 to the outside of the process chamber. - The depositing of the
sacrificial layer 10 in operation S111 and the depositing of theoxide layer 20 in operation S115 may be performed at a process temperature of about 250° C. to about 650° C. and may form plasma using an RF power of about 50 W to about 1000 W. - A plurality of operations S110 may be repeatedly performed in the one process chamber. Accordingly, a layer stacked structure where the
sacrificial layer 10 and the oxide layers 20 are alternately and repeatedly stacked on thesubstrate 100 may be formed. - In the above method, according to operation S110, the
sacrificial layer 10 may be formed first and then, theoxide layer 20 may be formed. However, the inventive concept is not limited thereto. For example, theoxide layer 20 may be formed first and then, thesacrificial layer 10 may be formed. In these embodiments, the first purging process in operation S113 may discharge a second gas mixture used for depositing theoxide layer 20 and a by-product occurring during the depositing of theoxide layer 20 to the outside of the process chamber. Additionally, the second purging process in operation S117 may discharge a first gas mixture used for depositing thesacrificial layer 10 and a by-product occurring during the depositing of thesacrificial layer 10 to the outside of the process chamber. - Referring again to
FIG. 5 , the substrate where thesacrificial layer 10 and the oxide layers 20 are alternately and repeatedly deposited may be unloaded from a process chamber in operation S120. Thesubstrate 100 having the layer stacked structure may be unloaded into the load lock chamber through the transfer chamber. Thesubstrate 100 having the layer stacked structure may be unloaded from the process chamber using a transfer robot in a transfer chamber. - According to some embodiments of the inventive concept, since the layer stacked structure is formed in one process chamber, a time for transferring each of the
sacrificial layer 10 and theoxide layer 20 to a plurality of chambers to form them 10 and 20 may be reduced, so that productivity of the layer stacked structure may be improved. - Gases used for forming the
sacrificial layers 10 and the oxide layers 20 in one process chamber are combined and tested for gas reactions.FIGS. 6A through 6D are wafer particle maps illustrating occurrences of particles in gas reaction tests.FIG. 6A illustrates occurrences of particles on a bulk wafer after the reactions of silane gas, TEOS gas, and oxygen gas (O2). As shown inFIG. 6A , particles occurs greatly on the entire surface of the bulk wafer by the reactions of at least two kinds of gases selected from silane gas, TEOS gas, and oxygen gas (O2). -
FIG. 6B illustrates occurrences of particles on a bulk wafer after the reactions of TEOS gas, ammonia gas, and oxygen gas (O2). In these embodiments, the generated amount of particles on the bulk wafer is reduced more compared to the case ofFIG. 5A . Compared to gases used inFIG. 5A , silane gas is not used inFIG. 5B . -
FIG. 6C illustrates occurrences of particles on a bulk wafer after the reactions of silane gas, TEOS gas, and oxygen gas (O2). In these embodiments, similar to the case ofFIG. 6A , a large amount of particles occurs on the bulk wafer. Compared to gases used inFIG. 6B , silane gas is used inFIG. 6C . -
FIG. 6D illustrates occurrences of particles on a bulk wafer after the reactions of silane gas, TEOS gas, and oxygen gas (O2). In these embodiments, similar to the case ofFIG. 6B , the generated amount of particles on the bulk wafer is less than the case ofFIG. 6A . Compared to gases used inFIG. 6C , oxygen gas (O2) is not used inFIG. 6D , - According to results of the gas reaction tests of
FIGS. 6A through 6D , when thesacrificial layers 10 and the oxide layers 20 are deposited in one process chamber, particles occurs on thesubstrate 100 by the reaction of silane gas used for depositing thesacrificial layers 10 with oxygen gas (O2) used for depositing theoxide layer 20. After the depositing of thesacrificial layer 10, the reaction of silane gas un-discharged during the first purging process in operation S113 with oxygen gas (O2) used for depositing theoxide layer 20 may increase occurrences of particles on thesubstrate 100. However, according to embodiments of the inventive concept, since nitrogen dioxide (N2O) instead of oxygen (O2) is used as an oxygen source gas, particles occurring on thesubstrate 100 may be minimized. Accordingly, reliability and electrical characteristics of a three-dimensional semiconductor device may be improved. - Methods of manufacturing three-dimensional semiconductor memory devices using a thin film structure according to embodiments of the inventive concept will be discussed with reference to
FIGS. 7 through 14 .FIGS. 7 through 14 are perspective views illustrating methods of manufacturing three-dimensional semiconductor memory devices according to some embodiments of the inventive concept. - Referring first to
FIG. 7 , a thin film structure ST where sacrificial layers SC1 to SC8 andinsulation layers 111 to 118 are alternately stacked is formed on asubstrate 100. Thesubstrate 100 may be one of a material with semiconductor characteristics, for example, a silicon wafer, a silicon layer, a germanium layer, and a silicon germanium layer, an insulation material, for example, an insulation layer (an oxide and a nitride) and glass, and a semiconductor covered with an insulation material. - The sacrificial layers SC1 to SC8 and the insulation layers 111 to 118 may be alternately and repeatedly stacked as shown in the drawings. The sacrificial layers SC1 to SC8 and the insulation layers 111 to 118 may be formed of materials selected to have an etch selectivity. For example, the insulation layers 111 to 118 may be at least one of a silicon layer, a silicon oxide layer, a silicon carbide layer, and a silicon nitride layer and the sacrificial layers SC1 to SC8 may be formed of a different material than an insulation layer selected from a silicon layer, a silicon oxide layer, a silicon carbide layer, and a silicon nitride layer. According to some embodiments, the sacrificial layers SC1 to SC8 may be formed of the first material described with reference to
FIGS. 3 through 6 and the insulation layers 111 to 118 may be formed of the second material. Additionally, according to this embodiment, the sacrificial layers SC1 to SC8 and the insulation layers 111 to 118 may be stacked more than at least 2n layers, n being an integer greater than 2. - According to some embodiments, the sacrificial layers SC1 to SC8 may be formed with the same thickness. Unlike this, the lowermost upper sacrificial layer SC1 and the uppermost upper layer SC8 among the sacrificial layers SC1 to SC8 may be formed thicker than those SC2 to SC7 therebetween. In some embodiments, the sacrificial layers SC2 to SC7 between the lowermost upper sacrificial layer SC1 and the uppermost upper layer SC8 may be formed with the same thickness.
- According to some embodiments, the
uppermost insulation layer 118 among the insulation layers 111 to 118 may be formed thicker than those 111 to 117 therebelow. Moreover, the insulation layers 111 to 117 below theuppermost insulation layer 118 may be formed with the same thickness. Additionally, the insulation layers 112 and 116 formed on a predetermined layer among the insulation layers 111 to 118 may be formed thicker than theother insulation layers - Moreover, a
buffer insulation layer 101 may be formed between the lowermost sacrificial layers SC1 and thesubstrate 100. Thebuffer insulation layer 101 may be formed thinner thanother insulation layers 111 to 118 and may be a silicon oxide layer formed through a thermal oxidation process. - Referring now to
FIG. 8 ,openings 131 that expose thesubstrate 100 are formed by patterning a thin film structure ST. In particular, the forming of theopenings 131 includes forming a mask pattern (not shown) defining planar positions of theopenings 131 on a thin film structure ST and unisotropically etching the thin film structure ST using a mask pattern as an etching mask. - The
openings 131 may be formed to expose sidewalls of the sacrificial layers SC1 to SC8 and the insulation layers 111 to 118. Additionally, according to some embodiments, theopenings 131 may be formed to penetrate thebuffer insulation layer 101 and expose a top surface of the substrate. Additionally, during the forming of theopenings 131, a top surface of the substrate exposed to theopening 131 through over etch may be recessed with a predetermined depth. Moreover, theopenings 131 may have different widths according to a distance from thesubstrate 100 through an anisotropic etching process. - According to some embodiments, each of the
openings 131, as shown inFIG. 2 , may be formed with a cylindrical or rectangular hole shape and may be two-dimensionally and regularly formed on an xy plane. That is, theopenings 131 are spaced from each other at an x-axis and a y-axis. According to further embodiments, in relation to a horizontal shape, theopenings 131 may be a line-shaped trench extending in a y-axis direction. The line-shapedopenings 131 may be formed parallel to each other. According to still further embodiments, as shown inFIG. 16 , theopenings 131 may be disposed in zigzags in a y-axis direction. Moreover, a separation distance between theadjacent openings 131 in one direction may be less than or equal to the width of the opening. Thus, if theopenings 131 are disposed in a zigzag form, a large number of theopenings 131 may be disposed in a predetermined area. - Referring now to
FIG. 9 , asemiconductor pattern 132 is formed in theopenings 131. In particular, thesemiconductor pattern 132 may be formed in an opening to directly contact thesubstrate 100 and may be substantially vertical to thesubstrate 100. Thesemiconductor pattern 132 may include silicon (Si), germanium (Ge), or combinations thereof and thesemiconductor pattern 132 may be a semiconductor doped with an impurity or an un-doped intrinsic semiconductor. Moreover, a horizontal semiconductor layer may have a crystalline structure including at least one of single crystalline, amorphous, and polycrystalline. - The
semiconductor pattern 132 may be formed in theopenings 131 using a chemical vapor deposition technique or an atomic layer deposition technique. Moreover, if thesemiconductor pattern 132 is formed using a deposition technique, due to a crystalline structure difference, discontinuous boundaries may be formed between thesemiconductor pattern 132 and thesubstrate 100. Additionally, according to some embodiments, thesemiconductor pattern 132 may be formed of single crystalline silicon by phase-shifting amorphous silicon or polycrystalline silicon through a thermal treatment process such as laser annealing after depositions of amorphous silicon or polycrystalline silicon. Additionally, according to further embodiments, asemiconductor pattern 132 may be formed in theopenings 131 through an epitaxial process using thesubstrate 100 exposed by theopenings 131 as a seed layer. - Additionally, the
semiconductor pattern 132 may be deposited with less than the half of the width of theopening 131. In these embodiments, thesemiconductor pattern 132 may fill a portion of theopening 131 and define an empty region at the center portion of the opening. Additionally, a thickness of the semiconductor pattern 132 (i.e., a thickness of a cell) may be thinner than a width of a depletion region to be generated in a semiconductor layer during an operation of a semiconductor memory device or less than an average length of silicon grains constituting a polycrystalline silicon. That is, thesemiconductor pattern 132 may be formed with a pipe-shape, a hollow cylindrical shape, or a cup shape in theopenings 131. Moreover, a buriedinsulation pattern 134 may be filled in an empty region defined by thesemiconductor pattern 132. The buriedinsulation pattern 134 may be formed of an insulation material of an excellent gap-fill characteristic. For example, the buriedinsulation pattern 134 may be formed of a high density plasma oxide layer, a Spin On Glass (SOG) layer and/or a Chemical Vapor Deposition (CVD) oxide layer. - Additionally, the
semiconductor pattern 132 may be completely filled in thecylindrical opening 131 to have a cylindrical shape through a deposition process. In these embodiments, after the depositing of thesemiconductor pattern 132, a planarization process may be performed on thesemiconductor pattern 132. - Moreover, if the
openings 131 have a line shape, as shown inFIG. 16 ,semiconductor patterns 132 may be formed in theopenings 131 by interposing theinsulation patterns 111 to 118 between theopenings 131. The forming of thesemiconductor pattern 132 includes sequentially forming a semiconductor layer and a buried insulation layer in theopenings 131 and patterning the semiconductor layer and the buried insulation layer to form asemiconductor pattern 132 having a rectangular plane in theopening 131. Moreover, thesemiconductor pattern 132 may have a U-shape. - Referring now to
FIG. 10 , after the forming of thesemiconductor patterns 132,trenches 140 exposing thesubstrate 100 between theadjacent semiconductor patterns 132 may be formed. In particular, the forming of thetrenches 140 includes forming a mask pattern (not shown) defining planar positions of thetrenches 140 on a thin film structure ST and unisotropically etching the thin film structure ST using the mask pattern as an etching mask. - The
trench 140 may be formed to expose the sidewalls of the sacrificial layers SC1 and SC8 and the insulation layers 111 to 118, being space from thesemiconductor patterns 132. In relation to a horizontal shape, thetrench 140 may have a line shape or a rectangular shape and in relation to a vertical depth, thetrench 140 may be formed to expose the top surface of thesubstrate 100. Additionally, the trench may have varying widths according to a distance from thesubstrate 100 according to an unisotropic etching process. Additionally, during the forming of thetrenches 140, a top surface of thesubstrate 100, which is exposed to thetrench 140 through over etch may be recessed with a predetermined depth. - As the
trenches 140 are formed, a thin film structure may have a line shape extending in a y-axis direction. Moreover, in a thin film structure of one line shape, a plurality ofsemiconductor patterns 132 arranged in a y-axis direction may penetrate. Thus, a thin film structure having a line shape by thetrenches 140 may have an inner sidewall adjacent to thesemiconductor pattern 132 and an outer sidewall exposed to thetrench 140. That is, the alternately and repeatedly stacked sacrificial pattern SC1 to SC8 andinsulation patterns 111 to 118 may be formed on thesubstrate 100. - Moreover, according to some embodiments, after the forming of the
trenches 140, animpurity region 105 may be formed in thesubstrate 100. Theimpurity region 105 may be formed through an ion implantation process using a thin films structure having atrench 140 as an ion mask. Moreover, theimpurity region 105 may overlap a portion of a lower region of the thin film structure by impurity diffusion. Additionally, theimpurity region 105 may have an opposite conductive type than thesubstrate 100. - Referring now to
FIG. 11 ,recess regions 142 are formed between theinsulation patterns 111 to 118 by removing the sacrificial patterns SC1 to SC8 exposed to thetrenches 150. Therecess regions 142 may be formed by removing the sacrificial patterns SC1 to SC8 between theinsulation patterns 111 to 118. That is, therecess regions 142 may horizontally extend from thetrench 140 to between theinsulation patterns 111 to 118 and may expose portions of the sidewall of thesemiconductor pattern 132. Moreover, therecess region 142 at the lowermost may be defined by abuffer insulation layer 101. A vertical thickness (i.e., a length in a z-axis direction) of therecess region 142 may be defined by a deposition thickness of the sacrificial layers SC1 to SC8 when the sacrificial layers SC1 to SC8 are deposited inFIG. 2 . - More specifically, the forming of the
recess regions 142 may include isotropically etching the sacrificial patterns SC1 to SC8 using an etch recipe having an etch selectivity with respect to theinsulation patterns 111 to 118. Here, the sacrificial patterns SC1 to SC8 may be completely removed by an isotropic etching process. For example, if the sacrificial patterns SC1 to SC8 are formed of a silicon nitride layer and theinsulation patterns 111 to 118 are formed of a silicon oxide layer, the etching process may be performed using an etchant including phosphoric acid. - Referring to now to
FIG. 12 , adata storage layer 150 is formed in therecess regions 142. Thedata storage layer 150 may be formed to substantially and conformally cover a thin film structure having therecess regions 142. Thedata storage layer 150 may be formed through a deposition technique providing an excellent step coverage (e.g., a CVD or ALD technique). Moreover, thedata storage layer 150 may be formed with a thinner thickness than the half of that of therecess region 142. That is, thedata storage layer 150 may be formed on the sidewalls of thesemiconductor pattern 132 exposed to therecess regions 142 and thedata storage layer 150 may extend on bottom surfaces and top surfaces of theinsulation patterns 111 to 118 defining therecess region 142. Additionally, thedata storage layer 150 formed through a deposition process may be formed on a surface of the exposedsubstrate 100 between line-shaped thin film structures and a top surface of theuppermost insulation pattern 118 and may cover sidewalls of theinsulation patterns 111 to 118. Moreover, thedata storage layer 150 may cover a top surface of the substrate 100 (or the buffer insulation layer 101) exposed by thelowermost recess region 142. That is, as shown inFIGS. 15A through 15C , thedata storage layer 152 may be conformally formed on a surface of a thin film structure having therecess regions 142. - According to further embodiments, as shown in
FIG. 15B , andata storage pattern 154 is locally formed between verticallyadjacent insulation patterns 111 to 118 so that it may be separated from other vertically adjacentdata storage patterns 154. When thedata storage patterns 154 are vertically separated from each other, charges trapped in thedata storage pattern 154 may be prevented from spreading into adjacent otherdata storage patterns 154. When thedata storage pattern 154 is locally formed between verticallyadjacent insulation patterns 111 to 118, the lowermostdata storage pattern 154 may directly contact a top surface of the buffer insulation layer 101 (or the substrate 100). - According to some embodiments, the
data storage layer 150 may be a charge storage layer. For example, the charge storage layer may be one of a charge trap insulation layer and an insulation layer including a floating gate electrode or conductive nano dots. Moreover, if thedata storage layer 150 is a charge storage layer, data stored in thedata storage layer 150 may be changed by F-N tunneling caused by a voltage difference between thesemiconductor pattern 142 and the gate electrodes WL ofFIG. 10 . Moreover, thedata storage layer 150 may be thin film, for example, a thin layer for a phase shift memory or a thin layer for a variable resistance memory, which may store data based on another operation principle. - According to some embodiments, as shown in
FIGS. 15A and 15C , thedata storage layer 150 may include a sequentially-stackedblocking insulation layer 152 a,charge trap layer 152 b, and atunnel insulation layer 152 c. The blockinginsulation layer 152 a may include at least one of a silicon oxide layer, a silicon nitride layer, a silicon oxide nitride layer, and dielectric layers and may include a plurality of layers. At this point, the dielectric layers mean insulation materials having a high dielectric constant than a silicon oxide layer and may include tantalum oxide layer, a titanium oxide layer, a hafnium oxide layer, a zirconium oxide layer, an aluminum oxide layer, an yttrium oxide layer, a niobium oxide layer, a cesium oxide layer, an indium oxide layer, an iridium oxide layer, a BST layer, and a PZT layer. Thetunnel insulation layer 152 c may be formed of a material having a lower dielectric constant than the blockinginsulation layer 152 a and for example, may include at least one of an oxide, a nitride, or an oxide nitride. Thecharge trap layer 152 b may be an insulation thin layer (e.g., a silicon nitride layer) with rich charge trap sites or an insulation thin layer with conductive grains. According to some embodiments, thetunnel insulation layer 152 c may be a silicon oxide layer, thecharge trap layer 152 b may be a silicon nitride layer, and the blockinginsulation layer 152 a may be an aluminum oxide layer. - Moreover, according to further embodiments, the blocking
insulation layer 152 a may include a first blocking insulation layer and a second blocking insulation layer. Here, the first and second blocking insulation layers may be formed of respectively different materials and one of the first and second blocking insulation layers may be formed of one of materials having a smaller band gap than a tunnel insulation layer and having a larger band gap than a charge trap layer. For example, the first blocking insulation layer may be one of high dielectric layers such as an aluminum oxide layer and a hafnium oxide layer and the second blocking insulation layer may be formed of a material having a smaller dielectric constant than the first blocking insulation layer. According to further embodiments, the second blocking insulation layer is one of high dielectric layers and the first blocking insulation layer may be formed of a material having a smaller dielectric constant than the second blocking insulation layer. - According to still further embodiments, in the
data storage layer 150 where the sequentially-stackedblocking insulation layer 152 a,charge trap layer 152 b, andtunnel insulation layer 152 c, thetunnel insulation layer 152 c and thecharge trap layer 152 b may be formed crossing over an inner wall of a thin film structure adjacent to thesemiconductor pattern 132 as shown inFIG. 15C . That is, thetunnel insulation layer 152 c and thecharge trap layer 152 b may be formed first on an inner wall of an opening before thesemiconductor pattern 132 is formed. Then, the blockinginsulation layer 152 a may be conformally formed in arecess region 142 that is formed before. Accordingly, the blockinginsulation layer 152 a may directly contact a top surface and a bottom surface of an insulation pattern. Moreover, after the forming of therecess regions 142, thecharge trap layer 152 b and the blockinginsulation layer 152 a may be conformally formed in therecess region 142. - Next, referring to
FIGS. 12 and 13 , gate electrodes WL are formed in therespective recess regions 142 having thedata storage layer 150. Additionally, the gate electrodes WL are formed, a common source conductive line (CSL) is formed in thesubstrate 100 simultaneously. - As the gate electrode WL is formed in the
recess region 142 where thedata storage layer 150 is conformally formed, a vertical thickness of the gate electrode WL may be reduced more than that of therecess region 142. This thickness reduction of the gate electrodes WL may increase resistance of the gate electrode WL. Therefore, in order to improve the integration degree and electrical characteristics of a three-dimensional semiconductor memory device, it is required to reduce the resistivity of a material constituting the gate electrode WL. - According to some embodiments, the gate electrodes WL and the common source conductive lines CSL may be formed of a metal material (e.g., tungsten) having a low resistivity. Moreover, the common source line CSL may be an
impurity region 105 in thesubstrate 100. However, if the common source line CSL is an impurity region in thesubstrate 100, it is difficult to maintain resistance and may increase the resistance of the common source line CSL. - In further embodiments, the common source line CSL may include an
impurity region 105 in thesubstrate 100 and a commonsource silicide layer 184. The common source conductive line CSL including metal silicide may have lower resistance than that including animpurity region 105. Additionally, according to embodiments, the commonsource silicide layer 184 constituting the common source conductive line CSL and agate silicide layer 182 constituting a stacked gate electrode WL on thesubstrate 100 may be simultaneously formed. - Referring now to
FIGS. 12 and 13 , methods of forming gate electrodes WL and a common source line CSL will be discussed. The forming of the gate electrodes WL includes forming a gate conductive layer 170 in recess regions having adata storage layer 150 and a trench and forming vertically separated gate electrodes WL by removing the gate conductive layer 170 in the trench. - The gate conductive layer 170 may be formed through a deposition technique providing an excellent step coverage, for example, a CVD or ALD technique. Accordingly, the gate conductive layer 170 is filled in recess regions and is conformally formed in a trench. In particular, the gate conductive layer 170 may be deposited with a thicker thickness than the half of that of a recess region. Moreover, if a planar width of a trench is greater than that of a recess region, the gate conductive layer 170 may fill a portion of the trench and may define an empty region at the center of the trench. At this point, the empty region may be opened upwardly.
- The gate conductive layer 170 may include at least one of doped poly silicon, tungsten, metal nitride layers, and metal silicides. According to some embodiments, the forming of the gate conductive layer 170 includes sequentially forming a barrier metal layer (e.g., a metal nitride) and a metal layer (e.g., tungsten). Moreover, the technical scopes of the inventive concept are not limitedly applied to a flash memory device and thus the gate conductive layer 170 may vary in terms of a material and a structure. Then, vertically separated gate electrodes WL are formed by isotropically etching the gate conductive layer 170 filled in the trench.
- In particular, the removing of the gate conductive layer 170 from the trench may include unisotropically etching the gate conductive layer 170 using the uppermost insulation layer constituting a thin film structure ST as an etching mask or a hard mask pattern (not shown) formed additionally on the uppermost insulation layer as an etching mask. During the unisotropically etching of the gate conductive layer 170, the
data storage layer 150 contacting a top surface of thesubstrate 100 may serve as an etch stop layer. - According to some embodiments, in order to form vertically separated gate electrodes WL, a trench that exposes the
data storage layer 150 covering a top surface of thesubstrate 100 may be formed. Unlike this, a top surface of thesubstrate 100 may be exposed to a trench as a gate conductive layer 170 is unisotropically etched and as shown in the drawings, a top surface of thesubstrate 100 may be recessed. - According to further embodiments, the gate electrodes WL may be formed by performing an isotropic etching process on the gate conductive layer 170 having an empty region. The isotropic etching process may be performed until the gate electrodes WL are separated from each other. That is, sidewalls of the insulation layers and the
data storage layer 150 on a top surface of thesubstrate 100 may be exposed through the isotropic etching process. Here, as an isotropic etching process is performed through the empty region, the gate conductive layer 170 at the sidewall and bottom of the empty region may be substantially and simultaneously etched. As the isotropic etching process is performed through the empty region, the gate conductive layer 170 on the thin film structure ST and on thesubstrate 100 may be uniformly etched. Accordingly, horizontal thicknesses of the gate electrodes WL may be uniform. Moreover, according to a process time during the isotropic etching process, horizontal thickness of the gate electrodes WL may vary. For example, the gate electrodes WL may be formed to fill a portion of the recess region. Each of the gate electrodes WL may include a metal pattern 163 a and abarrier metal pattern 162 interposed between themetal pattern 182 and thedata storage layer 152, as shown inFIGS. 15A through 15C . - According to some embodiments, the gate electrodes WL formed locally in the respective recess regions may constitute a gate structure. That is, the gate structure may be formed between respectively adjacent trenches. Like this, as trenches are formed, the gate structure according to some embodiments may have a line shape extending in one direction. Moreover, a plurality of
semiconductor patterns 132 arranged in one direction may penetrate in one gate structure. Moreover, the gate electrodes WL may have outer walls adjacent to a trench and inner sidewalls adjacent to thesemiconductor pattern 132. The inner sidewalls of the gate electrodes WL may surround thesemiconductor pattern 132 or may cross over one sidewall of thesemiconductor pattern 132. Unlike this, the gate electrodes WL in one block are connected to each other in a word line contact region WCTR and thus may have a comb shape or a finger shape. - According to this embodiment, the stacked gate electrodes WL may serve as the string selection line SSL, the ground selection line GSL, and the word lines WL described with reference to
FIG. 2 . For example, the uppermost layer and the lowermost layer of the gate electrodes WL serve as the string selection line SSL and the ground selection line GSL, respectively and the gate electrodes WL therebetween may serve the word lines WL. - Or, as described with reference to
FIG. 3 , the gate electrodes WL of two layers at the uppermost may serve as the string selection line SSL ofFIG. 2 and the gate electrodes WL of two layers at the lowermost may serve as the ground selection line GSL ofFIG. 2 . The gate electrodes WL serving as the string selection line SSL ofFIG. 2 or the ground selection line GSL ofFIG. 2 may be horizontally separated and in these embodiments, the electrically separated string selection lines SSL ofFIG. 2 or the ground selection lines GSL ofFIG. 2 may be disposed at the same height. - Moreover, after the forming of the gate structure, as shown in
FIG. 15A , a process for selectively removing thedata storage layer 150 formed on the sidewalls of theinsulation patterns 111 to 118 and the surface of thesubstrate 100 may be further performed. The removing of thedata storage layer 150 may use an etch gas or an etchant having an etch selectivity with respect to the gate conductive layer 170. For example, when thedata storage layer 150 on the sidewalls of the insulation layers is removed through an isotropic etching process, an etchant such as HF, O3/HF, phosphoric acid, sulfuric acid, and LAL may be used. Additionally, in order to remove thedata storage layer 150, a fluoride based etchant, phosphoric acid, and sulfuric acid may be sequentially used. - Referring to
FIG. 14 , after the forming of the gate electrodes WL,impurity regions 105 serving as a common source line may be formed by ion-implanting an impurity into thesubstrate 100 between the gate electrodes WL. In particular, theimpurity regions 105 may be formed through an ion implantation process using the gate structures on thesubstrate 100 as an ion implantation mask. Accordingly, theimpurity region 105 may have a line shape extending in one direction like a horizontal shape of the trench. Moreover, theimpurity region 105 may overlap a portion of the lower region of the gate structure due to the diffusion of ah impurity. Additionally, the impurity region may have an opposite conductive type than thesubstrate 100. - Moreover, during the forming of the
impurity region 105, andata storage layer 150 on the bottom surface of thetrench 140 may serve as an ion implantation buffer layer. According to further embodiments, theimpurity region 105, as described with reference toFIG. 10 , may be formed in thesubstrate 100 below thetrench 140 after the forming of thetrench 140. - Additionally, according to some embodiments, a silicidation process for forming a metal silicide prepared by the reaction of the
impurity region 105 in thesubstrate 100 with a metal layer 180 may be performed. - Next, referring to
FIG. 14 , a gateseparation insulation pattern 190 may be formed in thetrench 140. The forming of the gateseparation insulation pattern 190 includes filling thetrenches 140 having a non-reactive metal layer removed with at least one of insulation materials. According to some embodiments, the gateseparation insulation pattern 190 may be at least one of a silicon oxide layer, a silicon nitride layer, and a silicon oxide nitride layer. Moreover, according to further embodiments, before the forming of the gateseparation insulation pattern 190 in thetrenches 140, a capping layer may be formed to prevent the oxidation of gate and common source silicide layers 182 and 184. The capping layer may be formed of an insulation nitride and for example may be formed of a silicon nitride layer. - After the forming of the gate
separation insulation pattern 190, a drain region D may be formed by implanting an impurity, which has an opposite conductive type than thesemiconductor pattern 132, into an upper portion of thesemiconductor pattern 132. Unlike this, the drain region D may be formed on thesemiconductor pattern 132 before the forming of thetrenches 140 described inFIG. 10 . - Next, bit lines connecting the
semiconductor patterns 132 electrically may be formed on the gate electrodes WL. The bit lines BL may be formed along a direction crossing over the gate electrodes WL having a line shape as shown in the drawings. Moreover, the bit lines BL may be connected to the drain region D on thesemiconductor patterns 132 by a contact plug. -
FIG. 18 is a schematic block diagram illustrating a memory system including a semiconductor memory device manufactured according to manufacturing methods of some embodiments of the inventive concept. Referring toFIG. 18 , thememory system 1100 may be applied to a PDA, a portable computer, a web tablet, a wireless phone, a mobile phone, a digital music player, a memory card, or all devices for transmitting and receiving information via a wireless environment. - The
memory system 1100 includes acontroller 1110, an input/output device (or I/O) 1120 such as a keypad, a keyboard, and a display, amemory device 1130, aninterface 1140, and abus 1150. Thememory 1130 is mutually communicated with theinterface 1140 through thebus 1150. - The
controller 1110 may include at least one micro processor, digital signal processor, micro controller, or other processors similar thereto. Thememory 1130 may be used for storing commands executed by a controller. The input/output device 1120 may receive data or signal from the external of thesystem 1100 or outputs data or signal to the external of thesystem 1100. For example, the input/output device 1120 may include a keyboard, a keypad, or a display device. - The
memory 1130 includes a nonvolatile memory device according to embodiments of the inventive concept. Thememory 1130 may further include other kinds of memories, an arbitrarily random accessible volatile memory, and other various kinds of memories. Theinterface 1140 serves to transmit data to a communication network or receive data from a communication network. -
FIG. 19 is a schematic block diagram illustrating memory cards including a semiconductor memory device manufactured according to some embodiments of the inventive concept. Referring toFIG. 19 , thememory card 1200 for supporting a data storage capacity of a large amount includes aflash memory device 1210 according to the inventive concept. Thememory card 1200 includes amemory controller 1220 for controlling general data exchange between the host and theflash memory device 1210. - A
SRAM 1221 serves as an operating memory of a central processing unit (CPU) 1222. Thehost interface 1223 includes a data exchange protocol of a host connected to thememory card 1200. An error correction code block (ECC) 1224 detects and corrects errors in data read from theflash memory device 1210. Amemory interface 1225 interfaces with theflash memory device 1210 of the inventive concept. TheCPU 1222 performs general control operations for data exchanges of thememory controller 1220. Although not shown in the drawings, it is apparent to those skilled in the art that thememory card 1200 may further include a ROM (not shown) for storing code data for interfacing with a host. -
FIG. 20 is a schematic block diagram illustrating information processing systems mounting a semiconductor memory device according to some embodiments of the present inventive concept. Referring toFIG. 20 , amemory system 1310 of the inventive concept is mounted on the information processing system such as a mobile device or a desktop computer. Theinformation processing system 1300 includes aflash memory system 1310, amodem 1320, aCPU 1330, aRAM 1340, and auser interface 1350, which are electrically connected to asystem bus 1360. Theflash memory system 1310 may be substantially identical to the above mentioned memory system or flash memory system. Theflash memory system 1310 stores data processed by theCPU 1330 or data inputted from the external. Here, theflash memory system 1310 may be configured as a semiconductor disk device (SSD) and in these embodiments, theinformation processing system 1300 may stably store a high capacity data in theflash memory system 1310. Moreover, as its reliability is increased, since theflash memory system 1310 can save resources consumed for correcting errors, a high-speed data exchange function can be provided to theinformation processing system 1300. Although not shown in the drawings, it is apparent to those skilled in the art that theinformation processing system 1300 may further include an application chipset, a camera image processor (CIS), and an input/output device. - A flash memory device or a memory system according to the above-mentioned embodiments may be mounted through various forms of semiconductor packages. For example, the flash memory device or the memory system may be packaged for mounting through Package on Package (PoP), Ball Grid Arrays (BGAs), Chip Scale Packages (CSPs), Plastic Leaded Chip Carrier (PLCC), Plastic Dual In-Line Package (PDIP), Die in Waffle Pack, Die in Wafer Form, Chip On Board (COB), Ceramic Dual In-Line Package (CERDIP), Plastic Metric Quad Flat Pack (MQFP), Thin Quad Flat Pack (TQFP), Small Outline Integrated Circuit (SOIC), Shrink Small Outline Package (SSOP), Thin Small Outline Package (TSOP), System In Package (SIP), Multi Chip Package (MCP), Wafer-level Fabricated Package (WFP), and Wafer-level Processed Stack Package (WSP).
- According to some embodiments of the inventive concept, stress applied to a substrate may be alleviated by adjusting stresses of first and second material layers constituting a thin film structure. Accordingly, cracks of first and second material layers may be prevented and a substrate warpage phenomenon may be reduced. Accordingly, process errors may be reduced during manufacturing processes of a tree-dimensional semiconductor device and furthermore, productivity of manufacturing processes for a three-dimensional semiconductor device may be improved.
- According to embodiments of the inventive concept, oxide layer and sacrificial layers are alternately and repeatedly deposited in one chamber. Accordingly, forming of repeatedly and alternately stacked oxide and sacrificial layers may improve productivity.
- Moreover, during the forming of the oxide layers and the sacrificial layers, since nitrous oxide is used as an oxygen source gas, particles occurring on a substrate may be minimized during the forming of the oxide layers and the sacrificial layers. Accordingly, a three-dimensional semiconductor device with improved reliability and electrical characteristics may be realized.
- The above-disclosed subject matter is to be considered illustrative and not restrictive, and the appended claims are intended to cover all such modifications, enhancements, and other embodiments, which fall within the true spirit and scope of the inventive concept. Thus, to the maximum extent allowed by law, the scope of the inventive concept is to be determined by the broadest permissible interpretation of the following claims and their equivalents, and shall not be restricted or limited by the foregoing detailed description.
Claims (15)
1. A method of manufacturing a three-dimensional semiconductor device, the method comprising:
forming a thin film structure on a semiconductor substrate, wherein forming the thin film structure comprises:
alternately forming a first layer of a first material on the substrate and a second layer of a second material, different from the first material, on the first layer of the first material; and
repeating the alternately forming for at least 2n times, where n is an integer more than 2;
wherein the first material layer applies a stress in a range of about 0.1×109 dyne/cm2 to about 10×109 dyne/cm2 to the substrate and the second material layer applies a stress in a range of about −0.1×109 dyne/cm2 to about −10×109 dyne/cm2 to the substrate.
2. The method of claim 1 , further comprising:
forming semiconductor patterns that penetrate the thin film structure;
patterning the thin film structure to form a trench that exposes the substrate between the semiconductor patterns;
removing the first material layers exposed to the trench to provide recess regions between the second material layers;
forming a data storage layer that contacts a portion of the semiconductor pattern in each of the recess regions; and
locally forming conductive patterns in the recess regions formed the data storage layer.
3. The method of claim 1 , wherein the first material layers are silicon nitride layers deposited using a plasma enhanced chemical vapor deposition technique and the second material layers are silicon oxide layers deposited using a plasma enhanced chemical vapor deposition technique.
4. The method of claim 3 , wherein the first and second material layers are formed at a deposition temperature of about 250° C. to about 650° C.
5. The method of claim 1 , wherein the forming of the thin film structure comprises forming the first material layers and the second material layers in one chamber.
6. The method of claim 1 , wherein the forming of the thin film structure comprises forming first and second material layers on the substrate by alternately using a chamber to form the first material layers and the second material layers.
7. The method of claim 1 , wherein forming the thin film structure further comprises adjusting a height difference between a center and an edge of the substrate to be about ±200 μm.
8. A method of manufacturing a three-dimensional device, the method comprising:
loading a substrate into a single chamber;
alternately and repeatedly stacking oxide layers and sacrificial layers in the chamber; and
unloading the substrate from the chamber, wherein the oxide layers being deposited using oxygen gas and a source of the oxygen gas comprises nitrous oxide during deposition of the oxide layers.
9. The method of claim 8 , wherein the alternately and repeatedly stacking of the oxide layers and the sacrificial layers comprises:
depositing an oxide layer;
performing a first purging process for purging a first gas mixture used for depositing the oxide layer;
depositing a sacrificial layer; and
performing a second purging process for purging a second gas mixture used for depositing the sacrificial layer;
wherein the depositing of the oxide layer, the first purging process, the depositing of the sacrificial layer, and the second purging process are repeatedly performed in plurality.
10. The method of claim 9 , wherein the sacrificial layers are silicon nitride layers and the oxide layers are silicon oxide layers.
11. The method of claim 10 , wherein the sacrificial layers are deposited by a first gas mixture including silane and ammonia; and
the oxide layers are deposited by a second gas mixture including a Tetra-Ethyl-Ortho-Silicate (TEOS) and nitrous oxide.
12. The method of claim 11 , wherein each of the first gas mixture and the second gas mixture further comprises carrier gas.
13. The method of claim 8 , further comprising:
forming semiconductor patterns that penetrate the oxide layers and the sacrificial layers;
forming a trench in the alternately and repeatedly stacked sacrificial patterns and oxide patterns by patterning the oxide layers and the sacrificial layers, the semiconductor patterns penetrating the sacrificial patterns and the oxide layer patterns;
forming empty regions between the oxide layer patterns by removing the sacrificial patterns;
conformally forming a multilayer dielectric layer on inner surfaces of the empty region; and
forming gate patterns that fill the empty regions.
14. The method of claim 13 :
wherein the alternately and repeatedly stacked gate patterns and oxide patterns are included in a gate structure; and
wherein the plurality of semiconductor patterns penetrating the gate structure are arranged in one column in one direction.
15. The method of claim 13 :
wherein the alternately and repeatedly stacked gate patterns and oxide patterns are included in a gate structure; and
the plurality of semiconductor patterns penetrating the gate structure are arranged in a zigzag in one direction.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/593,221 US9312270B2 (en) | 2010-09-14 | 2015-01-09 | Methods of manufacturing three-dimensional semiconductor memory devices |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2010-0090186 | 2010-09-14 | ||
KR1020100090186A KR20120028147A (en) | 2010-09-14 | 2010-09-14 | Method for manufacturing three dimensional semiconductor memory device |
KR1020100103017A KR101757454B1 (en) | 2010-10-21 | 2010-10-21 | A method for forming a three dimensional non-volatile memory device |
KR10-2010-0103017 | 2010-10-21 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/593,221 Division US9312270B2 (en) | 2010-09-14 | 2015-01-09 | Methods of manufacturing three-dimensional semiconductor memory devices |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120064682A1 true US20120064682A1 (en) | 2012-03-15 |
Family
ID=45807114
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/230,447 Abandoned US20120064682A1 (en) | 2010-09-14 | 2011-09-12 | Methods of Manufacturing Three-Dimensional Semiconductor Memory Devices |
US14/593,221 Active US9312270B2 (en) | 2010-09-14 | 2015-01-09 | Methods of manufacturing three-dimensional semiconductor memory devices |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/593,221 Active US9312270B2 (en) | 2010-09-14 | 2015-01-09 | Methods of manufacturing three-dimensional semiconductor memory devices |
Country Status (1)
Country | Link |
---|---|
US (2) | US20120064682A1 (en) |
Cited By (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130017629A1 (en) * | 2011-07-11 | 2013-01-17 | Samsung Electronics Co., Ltd. | Methods of manufacturing three-dimensional semiconductor devices |
US20130277636A1 (en) * | 2012-04-19 | 2013-10-24 | Kee-jeung Lee | Variable resistance memory device and method for fabricating the same |
CN103681684A (en) * | 2012-08-29 | 2014-03-26 | 爱思开海力士有限公司 | Non-volatile memory device and method of manufacturing the same |
CN104064446A (en) * | 2013-03-21 | 2014-09-24 | 东京毅力科创株式会社 | Stacked Semiconductor Element, And Method And Apparatus Of Manufacturing The Same |
US20150097222A1 (en) * | 2013-10-08 | 2015-04-09 | Do-Hyun Lee | Semiconductor device |
US20150108573A1 (en) * | 2013-10-23 | 2015-04-23 | Globalfoundries Inc. | Semiconductor device including vertically spaced semiconductor channel structures and related methods |
WO2015065709A1 (en) * | 2013-11-04 | 2015-05-07 | Applied Materials, Inc. | Adhesion improvements for oxide-silicon stack |
US20150145021A1 (en) * | 2013-11-27 | 2015-05-28 | Byong-hyun JANG | Vertical memory devices and methods of manufacturing the same |
CN104766865A (en) * | 2014-01-03 | 2015-07-08 | 三星电子株式会社 | Vertical-type nonvolatile MEMORY DEVICES HAVING DUMMY CHANNEL HOLES |
US20150194602A1 (en) * | 2014-01-07 | 2015-07-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | RRAM RETENTION BY DEPOSITING Ti CAPPING LAYER BEFORE HK HfO |
CN104779251A (en) * | 2014-01-13 | 2015-07-15 | 旺宏电子股份有限公司 | Semiconductor structure and manufacturing method thereof |
US20150221666A1 (en) * | 2014-02-03 | 2015-08-06 | Chang-Hyun Lee | Vertical memory devices |
CN105097706A (en) * | 2014-05-19 | 2015-11-25 | 旺宏电子股份有限公司 | Three-dimensional laminated semiconductor structure and manufacturing method thereof |
US9202818B1 (en) * | 2014-05-15 | 2015-12-01 | Macronix International Co., Ltd. | Method for manufacturing three dimensional stacked semiconductor structure and structure manufactured by the same |
US20160069792A1 (en) * | 2014-09-08 | 2016-03-10 | The Research Foundation Of State University Of New York | Metallic gratings and measurement methods thereof |
WO2016076955A1 (en) * | 2014-11-13 | 2016-05-19 | SanDisk Technologies, Inc. | Three dimensional nand device having reduced wafer bowing and method of making thereof |
US20160240689A1 (en) * | 2015-02-16 | 2016-08-18 | Hannstar Display (Nanjing) Corporation | Thin film transistor |
JP2016149537A (en) * | 2015-01-29 | 2016-08-18 | エア プロダクツ アンド ケミカルズ インコーポレイテッドAir Products And Chemicals Incorporated | Method and precursors for manufacturing 3d devices |
TWI550696B (en) * | 2014-05-09 | 2016-09-21 | 旺宏電子股份有限公司 | Method For Manufacturing Three Dimensional Stacked Semiconductor Structure and Structure Manufactured By The Same |
JP2016201407A (en) * | 2015-04-08 | 2016-12-01 | 株式会社東芝 | Semiconductor device and manufacturing method of the same |
US9583506B2 (en) | 2015-04-28 | 2017-02-28 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of manufacturing the same |
US20170148806A1 (en) * | 2015-11-19 | 2017-05-25 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US20170263450A1 (en) * | 2010-04-15 | 2017-09-14 | Lam Research Corporation | Plasma assisted atomic layer deposition metal oxide for patterning applications |
US20170263634A1 (en) * | 2016-03-11 | 2017-09-14 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method for manufacturing the same |
US20170271362A1 (en) * | 2016-03-16 | 2017-09-21 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US9853052B1 (en) * | 2016-09-16 | 2017-12-26 | Toshiba Memory Corporation | Semiconductor device and method for manufacturing same |
US20180053780A1 (en) * | 2016-08-19 | 2018-02-22 | SK Hynix Inc. | Semiconductor device |
CN107799530A (en) * | 2016-09-06 | 2018-03-13 | 株式会社日立国际电气 | The manufacture method and lining processor of semiconductor devices |
US10003022B2 (en) | 2014-03-04 | 2018-06-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | RRAM cell structure with conductive etch-stop layer |
US10008428B2 (en) | 2012-11-08 | 2018-06-26 | Novellus Systems, Inc. | Methods for depositing films on sensitive substrates |
US10020320B2 (en) | 2016-02-24 | 2018-07-10 | Toshiba Memory Corporation | Semiconductor device and method for manufacturing same |
US10037884B2 (en) | 2016-08-31 | 2018-07-31 | Lam Research Corporation | Selective atomic layer deposition for gapfill using sacrificial underlayer |
US10043655B2 (en) | 2010-04-15 | 2018-08-07 | Novellus Systems, Inc. | Plasma activated conformal dielectric film deposition |
US10062563B2 (en) | 2016-07-01 | 2018-08-28 | Lam Research Corporation | Selective atomic layer deposition with post-dose treatment |
CN108649034A (en) * | 2018-05-11 | 2018-10-12 | 长江存储科技有限责任公司 | Semiconductor structure and forming method thereof |
US20190057898A1 (en) * | 2017-08-21 | 2019-02-21 | Samsung Electronics Co., Ltd. | Three-dimensional semiconductor device |
US10269559B2 (en) | 2017-09-13 | 2019-04-23 | Lam Research Corporation | Dielectric gapfill of high aspect ratio features utilizing a sacrificial etch cap layer |
TWI663691B (en) * | 2017-08-28 | 2019-06-21 | 日商東芝記憶體股份有限公司 | Semiconductor device |
US10361076B2 (en) | 2010-04-15 | 2019-07-23 | Lam Research Corporation | Gapfill of variable aspect ratio features with a composite PEALD and PECVD method |
US10373806B2 (en) | 2016-06-30 | 2019-08-06 | Lam Research Corporation | Apparatus and method for deposition and etch in gap fill |
US20190393057A1 (en) * | 2017-03-22 | 2019-12-26 | Kokusai Electric Corporation | Substrate processing apparatus |
US20200035701A1 (en) * | 2018-07-30 | 2020-01-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Memory device and manufacturing method thereof |
US10559468B2 (en) | 2010-04-15 | 2020-02-11 | Lam Research Corporation | Capped ALD films for doping fin-shaped channel regions of 3-D IC transistors |
US20200126844A1 (en) * | 2018-10-18 | 2020-04-23 | Applied Materials, Inc. | Methods and apparatus for smoothing dynamic random access memory bit line metal |
WO2020096722A1 (en) * | 2018-11-08 | 2020-05-14 | Lam Research Corporation | Nitride films with improved etch selectivity for 3d nand integration |
US10804099B2 (en) | 2014-11-24 | 2020-10-13 | Lam Research Corporation | Selective inhibition in atomic layer deposition of silicon-containing films |
US10825691B1 (en) * | 2019-08-29 | 2020-11-03 | Micron Technology, Inc. | Semiconductor structure stack |
US10854620B2 (en) * | 2019-03-15 | 2020-12-01 | Toshiba Memory Corporation | Semiconductor memory device |
CN112331667A (en) * | 2020-11-10 | 2021-02-05 | 长江存储科技有限责任公司 | Three-dimensional memory and manufacturing method thereof |
CN112802851A (en) * | 2019-11-14 | 2021-05-14 | 爱思开海力士有限公司 | Method of forming thin layer and method of manufacturing nonvolatile memory device using the same |
US11631680B2 (en) | 2018-10-18 | 2023-04-18 | Applied Materials, Inc. | Methods and apparatus for smoothing dynamic random access memory bit line metal |
US11646198B2 (en) | 2015-03-20 | 2023-05-09 | Lam Research Corporation | Ultrathin atomic layer deposition film accuracy thickness control |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9343358B1 (en) * | 2015-02-23 | 2016-05-17 | Sandisk Technologies Inc. | Three-dimensional memory device with stress compensation layer within a word line stack |
US9673214B2 (en) * | 2015-10-07 | 2017-06-06 | Kabushiki Kaisha Toshiba | Semiconductor device |
KR102611438B1 (en) | 2016-01-07 | 2023-12-08 | 삼성전자주식회사 | Semiconductor memory device |
US10134752B2 (en) * | 2016-06-22 | 2018-11-20 | Samsung Electronics Co., Ltd. | Memory device |
JP6834816B2 (en) * | 2017-07-10 | 2021-02-24 | 株式会社Sumco | Silicon wafer processing method |
KR102484394B1 (en) | 2017-12-06 | 2023-01-03 | 삼성전자주식회사 | Semiconductor devices |
WO2019246618A1 (en) * | 2018-06-22 | 2019-12-26 | Northwestern University | Superlattice films for photonic and electronic devices |
CN112582253B (en) * | 2019-09-30 | 2022-03-22 | 长鑫存储技术有限公司 | Method for improving internal stress of semiconductor device and semiconductor device |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008068426A (en) * | 2006-09-12 | 2008-03-27 | Masaharu Enozono | Ink drying machine for inkjet printer |
US20080217663A1 (en) * | 2007-03-06 | 2008-09-11 | Doris Bruce B | Enhanced Transistor Performance by Non-Conformal Stressed Layers |
US8338224B2 (en) * | 2009-01-13 | 2012-12-25 | Samsung Electronics Co., Ltd. | Resistance-type random access memory device having three-dimensional bit line and word line patterning |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5356722A (en) | 1992-06-10 | 1994-10-18 | Applied Materials, Inc. | Method for depositing ozone/TEOS silicon oxide films of reduced surface sensitivity |
JP3332467B2 (en) | 1993-04-06 | 2002-10-07 | 三洋電機株式会社 | Method for manufacturing polycrystalline semiconductor |
JPH1092810A (en) | 1996-09-10 | 1998-04-10 | Mitsubishi Electric Corp | Semiconductor device |
KR20000041423A (en) | 1998-12-22 | 2000-07-15 | 김영환 | Fabrication method of semiconductor device capable of preventing crack between oxide and nitride layers |
JP2002305242A (en) | 2001-04-05 | 2002-10-18 | Canon Sales Co Inc | Method for manufacturing semiconductor device |
US6677213B1 (en) * | 2002-03-08 | 2004-01-13 | Cypress Semiconductor Corp. | SONOS structure including a deuterated oxide-silicon interface and method for making the same |
KR101172853B1 (en) * | 2005-07-22 | 2012-08-10 | 삼성전자주식회사 | Methods of forming semiconductor device |
US7776765B2 (en) * | 2006-08-31 | 2010-08-17 | Micron Technology, Inc. | Tantalum silicon oxynitride high-k dielectrics and metal gates |
KR100759087B1 (en) | 2007-02-23 | 2007-09-19 | 실리콘 디스플레이 (주) | Method for depositing buffer layer of flexible substrates |
JP2009224612A (en) | 2008-03-17 | 2009-10-01 | Toshiba Corp | Nonvolatile semiconductor memory device and production method thereof |
KR101532366B1 (en) * | 2009-02-25 | 2015-07-01 | 삼성전자주식회사 | Semiconductor memory devices |
-
2011
- 2011-09-12 US US13/230,447 patent/US20120064682A1/en not_active Abandoned
-
2015
- 2015-01-09 US US14/593,221 patent/US9312270B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008068426A (en) * | 2006-09-12 | 2008-03-27 | Masaharu Enozono | Ink drying machine for inkjet printer |
US20080217663A1 (en) * | 2007-03-06 | 2008-09-11 | Doris Bruce B | Enhanced Transistor Performance by Non-Conformal Stressed Layers |
US8338224B2 (en) * | 2009-01-13 | 2012-12-25 | Samsung Electronics Co., Ltd. | Resistance-type random access memory device having three-dimensional bit line and word line patterning |
Cited By (98)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11133180B2 (en) | 2010-04-15 | 2021-09-28 | Lam Research Corporation | Gapfill of variable aspect ratio features with a composite PEALD and PECVD method |
US10043657B2 (en) * | 2010-04-15 | 2018-08-07 | Lam Research Corporation | Plasma assisted atomic layer deposition metal oxide for patterning applications |
US20170263450A1 (en) * | 2010-04-15 | 2017-09-14 | Lam Research Corporation | Plasma assisted atomic layer deposition metal oxide for patterning applications |
US10043655B2 (en) | 2010-04-15 | 2018-08-07 | Novellus Systems, Inc. | Plasma activated conformal dielectric film deposition |
US11011379B2 (en) | 2010-04-15 | 2021-05-18 | Lam Research Corporation | Capped ALD films for doping fin-shaped channel regions of 3-D IC transistors |
US10559468B2 (en) | 2010-04-15 | 2020-02-11 | Lam Research Corporation | Capped ALD films for doping fin-shaped channel regions of 3-D IC transistors |
US10361076B2 (en) | 2010-04-15 | 2019-07-23 | Lam Research Corporation | Gapfill of variable aspect ratio features with a composite PEALD and PECVD method |
US8633104B2 (en) * | 2011-07-11 | 2014-01-21 | Samsung Electronics Co., Ltd. | Methods of manufacturing three-dimensional semiconductor devices |
US20130017629A1 (en) * | 2011-07-11 | 2013-01-17 | Samsung Electronics Co., Ltd. | Methods of manufacturing three-dimensional semiconductor devices |
US20130277636A1 (en) * | 2012-04-19 | 2013-10-24 | Kee-jeung Lee | Variable resistance memory device and method for fabricating the same |
CN103681684A (en) * | 2012-08-29 | 2014-03-26 | 爱思开海力士有限公司 | Non-volatile memory device and method of manufacturing the same |
US9806185B2 (en) | 2012-08-29 | 2017-10-31 | SK Hynix Inc. | Non-volatile memory device and method of manufacturing the same |
US10008428B2 (en) | 2012-11-08 | 2018-06-26 | Novellus Systems, Inc. | Methods for depositing films on sensitive substrates |
US10741458B2 (en) | 2012-11-08 | 2020-08-11 | Novellus Systems, Inc. | Methods for depositing films on sensitive substrates |
CN104064446A (en) * | 2013-03-21 | 2014-09-24 | 东京毅力科创株式会社 | Stacked Semiconductor Element, And Method And Apparatus Of Manufacturing The Same |
JP2014207426A (en) * | 2013-03-21 | 2014-10-30 | 東京エレクトロン株式会社 | Method for manufacturing laminated semiconductor element, laminated semiconductor element, and manufacturing device thereof |
US9520405B2 (en) * | 2013-10-08 | 2016-12-13 | Samsung Electronics Co., Ltd. | Semiconductor device |
US20150097222A1 (en) * | 2013-10-08 | 2015-04-09 | Do-Hyun Lee | Semiconductor device |
US20150108573A1 (en) * | 2013-10-23 | 2015-04-23 | Globalfoundries Inc. | Semiconductor device including vertically spaced semiconductor channel structures and related methods |
US9263338B2 (en) * | 2013-10-23 | 2016-02-16 | Stmicroelectronics, Inc. | Semiconductor device including vertically spaced semiconductor channel structures and related methods |
WO2015065709A1 (en) * | 2013-11-04 | 2015-05-07 | Applied Materials, Inc. | Adhesion improvements for oxide-silicon stack |
US9431414B2 (en) * | 2013-11-27 | 2016-08-30 | Samsung Electronics Co., Ltd. | Vertical memory devices and methods of manufacturing the same |
US20150145021A1 (en) * | 2013-11-27 | 2015-05-28 | Byong-hyun JANG | Vertical memory devices and methods of manufacturing the same |
KR102128465B1 (en) | 2014-01-03 | 2020-07-09 | 삼성전자주식회사 | Vertical structure non-volatile memory device |
CN107611136A (en) * | 2014-01-03 | 2018-01-19 | 三星电子株式会社 | Vertical-type non-volatile memory part and its manufacture method and wordline sunk structure |
USRE49440E1 (en) * | 2014-01-03 | 2023-02-28 | Samsung Electronics Co., Ltd. | Vertical-type non-volatile memory devices having dummy channel holes |
US9406692B2 (en) * | 2014-01-03 | 2016-08-02 | Samsung Electronics Co., Ltd. | Vertical-type non-volatile memory devices having dummy channel holes |
KR20150081393A (en) * | 2014-01-03 | 2015-07-14 | 삼성전자주식회사 | Vertical structure non-volatile memory device |
US20150194435A1 (en) * | 2014-01-03 | 2015-07-09 | Chang-Hyun Lee | Vertical-type non-volatile memory devices having dummy channel holes |
USRE48473E1 (en) * | 2014-01-03 | 2021-03-16 | Samsung Electronics Co., Ltd. | Vertical-type non-volatile memory devices having dummy channel holes |
CN104766865A (en) * | 2014-01-03 | 2015-07-08 | 三星电子株式会社 | Vertical-type nonvolatile MEMORY DEVICES HAVING DUMMY CHANNEL HOLES |
US20150194602A1 (en) * | 2014-01-07 | 2015-07-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | RRAM RETENTION BY DEPOSITING Ti CAPPING LAYER BEFORE HK HfO |
US9385316B2 (en) * | 2014-01-07 | 2016-07-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | RRAM retention by depositing Ti capping layer before HK HfO |
CN104779251A (en) * | 2014-01-13 | 2015-07-15 | 旺宏电子股份有限公司 | Semiconductor structure and manufacturing method thereof |
KR102161781B1 (en) | 2014-02-03 | 2020-10-05 | 삼성전자주식회사 | Vertical memory devices |
US10134753B2 (en) * | 2014-02-03 | 2018-11-20 | Samsung Electronics Co., Ltd. | Vertical memory devices |
US20170256564A1 (en) * | 2014-02-03 | 2017-09-07 | Chang-Hyun Lee | Vertical memory devices |
US10490570B2 (en) * | 2014-02-03 | 2019-11-26 | Samsung Electronics Co., Ltd. | Method of fabricating vertical memory devices having a plurality of vertical channels on a channel layer |
US9634023B2 (en) * | 2014-02-03 | 2017-04-25 | Samsung Electronics Co., Ltd. | Vertical memory devices |
KR20150091566A (en) * | 2014-02-03 | 2015-08-12 | 삼성전자주식회사 | Vertical memory devices |
US20150221666A1 (en) * | 2014-02-03 | 2015-08-06 | Chang-Hyun Lee | Vertical memory devices |
TWI708859B (en) * | 2014-02-21 | 2020-11-01 | 美商蘭姆研究公司 | Plasma assisted atomic layer deposition titanium oxide for conformal encapsulation and gapfill applications |
US11430956B2 (en) | 2014-03-04 | 2022-08-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | RRAM cell structure with conductive etch-stop layer |
US11158797B2 (en) | 2014-03-04 | 2021-10-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | RRAM cell structure with conductive etch-stop layer |
US10003022B2 (en) | 2014-03-04 | 2018-06-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | RRAM cell structure with conductive etch-stop layer |
TWI550696B (en) * | 2014-05-09 | 2016-09-21 | 旺宏電子股份有限公司 | Method For Manufacturing Three Dimensional Stacked Semiconductor Structure and Structure Manufactured By The Same |
US9202818B1 (en) * | 2014-05-15 | 2015-12-01 | Macronix International Co., Ltd. | Method for manufacturing three dimensional stacked semiconductor structure and structure manufactured by the same |
CN105097706A (en) * | 2014-05-19 | 2015-11-25 | 旺宏电子股份有限公司 | Three-dimensional laminated semiconductor structure and manufacturing method thereof |
US20160069792A1 (en) * | 2014-09-08 | 2016-03-10 | The Research Foundation Of State University Of New York | Metallic gratings and measurement methods thereof |
US10883924B2 (en) * | 2014-09-08 | 2021-01-05 | The Research Foundation Of State University Of New York | Metallic gratings and measurement methods thereof |
KR20170095801A (en) * | 2014-11-13 | 2017-08-23 | 샌디스크 테크놀로지스 엘엘씨 | Three dimensional nand device having reduced wafer bowing and method of making thereof |
WO2016076955A1 (en) * | 2014-11-13 | 2016-05-19 | SanDisk Technologies, Inc. | Three dimensional nand device having reduced wafer bowing and method of making thereof |
US9419135B2 (en) | 2014-11-13 | 2016-08-16 | Sandisk Technologies Llc | Three dimensional NAND device having reduced wafer bowing and method of making thereof |
KR101946178B1 (en) | 2014-11-13 | 2019-04-17 | 샌디스크 테크놀로지스 엘엘씨 | Three dimensional nand device having reduced wafer bowing and method of making thereof |
US10804099B2 (en) | 2014-11-24 | 2020-10-13 | Lam Research Corporation | Selective inhibition in atomic layer deposition of silicon-containing films |
JP2016149537A (en) * | 2015-01-29 | 2016-08-18 | エア プロダクツ アンド ケミカルズ インコーポレイテッドAir Products And Chemicals Incorporated | Method and precursors for manufacturing 3d devices |
US10354860B2 (en) | 2015-01-29 | 2019-07-16 | Versum Materials Us, Llc | Method and precursors for manufacturing 3D devices |
US20160240689A1 (en) * | 2015-02-16 | 2016-08-18 | Hannstar Display (Nanjing) Corporation | Thin film transistor |
US9831348B2 (en) * | 2015-02-16 | 2017-11-28 | Hannstar Display (Nanjing) Corporation | Thin film transistor with improved carrier mobilty |
US11646198B2 (en) | 2015-03-20 | 2023-05-09 | Lam Research Corporation | Ultrathin atomic layer deposition film accuracy thickness control |
JP2016201407A (en) * | 2015-04-08 | 2016-12-01 | 株式会社東芝 | Semiconductor device and manufacturing method of the same |
US9583506B2 (en) | 2015-04-28 | 2017-02-28 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of manufacturing the same |
US9711526B2 (en) * | 2015-11-19 | 2017-07-18 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US20170148806A1 (en) * | 2015-11-19 | 2017-05-25 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US10020320B2 (en) | 2016-02-24 | 2018-07-10 | Toshiba Memory Corporation | Semiconductor device and method for manufacturing same |
US20170263634A1 (en) * | 2016-03-11 | 2017-09-14 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method for manufacturing the same |
US10403636B2 (en) * | 2016-03-11 | 2019-09-03 | Toshiba Memory Corporation | Semiconductor memory device and method for manufacturing the same |
US20170271362A1 (en) * | 2016-03-16 | 2017-09-21 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US10373806B2 (en) | 2016-06-30 | 2019-08-06 | Lam Research Corporation | Apparatus and method for deposition and etch in gap fill |
US10957514B2 (en) | 2016-06-30 | 2021-03-23 | Lam Research Corporation | Apparatus and method for deposition and etch in gap fill |
US10062563B2 (en) | 2016-07-01 | 2018-08-28 | Lam Research Corporation | Selective atomic layer deposition with post-dose treatment |
US10679848B2 (en) | 2016-07-01 | 2020-06-09 | Lam Research Corporation | Selective atomic layer deposition with post-dose treatment |
US10319736B2 (en) * | 2016-08-19 | 2019-06-11 | SK Hynix Inc. | Vertical memory structure with stress-inducing insulating layers |
KR102626036B1 (en) * | 2016-08-19 | 2024-01-18 | 에스케이하이닉스 주식회사 | Semiconductor device |
US20180053780A1 (en) * | 2016-08-19 | 2018-02-22 | SK Hynix Inc. | Semiconductor device |
KR20180020810A (en) * | 2016-08-19 | 2018-02-28 | 에스케이하이닉스 주식회사 | Semiconductor device |
US10037884B2 (en) | 2016-08-31 | 2018-07-31 | Lam Research Corporation | Selective atomic layer deposition for gapfill using sacrificial underlayer |
KR20180027308A (en) * | 2016-09-06 | 2018-03-14 | 가부시키가이샤 히다치 고쿠사이 덴키 | Method of manufacturing semiconductor device, substrate processing apparatus and non-transitory computer-readable recording medium |
CN107799530A (en) * | 2016-09-06 | 2018-03-13 | 株式会社日立国际电气 | The manufacture method and lining processor of semiconductor devices |
JP2018041793A (en) * | 2016-09-06 | 2018-03-15 | 株式会社日立国際電気 | Method of manufacturing semiconductor device, substrate processing device, and program |
KR101965138B1 (en) | 2016-09-06 | 2019-04-03 | 가부시키가이샤 코쿠사이 엘렉트릭 | Method of manufacturing semiconductor device, substrate processing apparatus and non-transitory computer-readable recording medium |
US9853052B1 (en) * | 2016-09-16 | 2017-12-26 | Toshiba Memory Corporation | Semiconductor device and method for manufacturing same |
US20190393057A1 (en) * | 2017-03-22 | 2019-12-26 | Kokusai Electric Corporation | Substrate processing apparatus |
US20190057898A1 (en) * | 2017-08-21 | 2019-02-21 | Samsung Electronics Co., Ltd. | Three-dimensional semiconductor device |
US10438966B2 (en) | 2017-08-28 | 2019-10-08 | Toshiba Memory Corporation | Semiconductor device |
TWI663691B (en) * | 2017-08-28 | 2019-06-21 | 日商東芝記憶體股份有限公司 | Semiconductor device |
US10269559B2 (en) | 2017-09-13 | 2019-04-23 | Lam Research Corporation | Dielectric gapfill of high aspect ratio features utilizing a sacrificial etch cap layer |
CN108649034A (en) * | 2018-05-11 | 2018-10-12 | 长江存储科技有限责任公司 | Semiconductor structure and forming method thereof |
US10784278B2 (en) * | 2018-07-30 | 2020-09-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Memory device and manufacturing method thereof |
US20200035701A1 (en) * | 2018-07-30 | 2020-01-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Memory device and manufacturing method thereof |
US10903112B2 (en) * | 2018-10-18 | 2021-01-26 | Applied Materials, Inc. | Methods and apparatus for smoothing dynamic random access memory bit line metal |
US11631680B2 (en) | 2018-10-18 | 2023-04-18 | Applied Materials, Inc. | Methods and apparatus for smoothing dynamic random access memory bit line metal |
US20200126844A1 (en) * | 2018-10-18 | 2020-04-23 | Applied Materials, Inc. | Methods and apparatus for smoothing dynamic random access memory bit line metal |
WO2020096722A1 (en) * | 2018-11-08 | 2020-05-14 | Lam Research Corporation | Nitride films with improved etch selectivity for 3d nand integration |
US10854620B2 (en) * | 2019-03-15 | 2020-12-01 | Toshiba Memory Corporation | Semiconductor memory device |
US10825691B1 (en) * | 2019-08-29 | 2020-11-03 | Micron Technology, Inc. | Semiconductor structure stack |
CN112802851A (en) * | 2019-11-14 | 2021-05-14 | 爱思开海力士有限公司 | Method of forming thin layer and method of manufacturing nonvolatile memory device using the same |
CN112331667A (en) * | 2020-11-10 | 2021-02-05 | 长江存储科技有限责任公司 | Three-dimensional memory and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
US9312270B2 (en) | 2016-04-12 |
US20150126007A1 (en) | 2015-05-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9312270B2 (en) | Methods of manufacturing three-dimensional semiconductor memory devices | |
US9490130B2 (en) | Method of manufacturing three-dimensional semiconductor memory device in which an oxide layer is formed at bottom of vertical structure of the device | |
US9379123B2 (en) | Semiconductor memory devices and methods of fabricating the same | |
US9305933B2 (en) | Methods of forming semiconductor memory devices | |
US9466612B2 (en) | Semiconductor memory devices and methods of forming the same | |
US8450176B2 (en) | Methods of manufacturing rewriteable three-dimensional semiconductor memory devices | |
US8679920B2 (en) | Semiconductor devices having stacked structures and a layer formed thereon tapered in direction opposite of a tapering of the stacked structures and methods of fabricating the same | |
US8283719B2 (en) | Nonvolatile memory device having a fixed charge layer | |
US8404548B2 (en) | Method of manufacturing nonvolatile memory device and nonvolatile memory device manufactured by the method | |
US8329537B2 (en) | Method for fabricating rewritable three-dimensional memory device | |
US9153597B2 (en) | Methods of manufacturing a three-dimensional semiconductor device | |
US20110159680A1 (en) | Method of forming a dielectric layer and method of manufacturing a semiconductor device using the same | |
US20120070944A1 (en) | Methods of Manufacturing Three Dimensional Semiconductor Devices | |
US20110306195A1 (en) | Method of manufacturing vertical semiconductor devices | |
US20120267702A1 (en) | Vertical memory devices and methods of manufacturing the same | |
US8952448B2 (en) | Three-dimensional semiconductor memory devices and methods for manufacturing same | |
CN115643762A (en) | Microelectronic devices having different microstructure channel sub-regions and related methods and systems | |
KR101757454B1 (en) | A method for forming a three dimensional non-volatile memory device | |
KR101926048B1 (en) | Method for manufacturing three dimensional semiconductor memory device | |
KR20120028147A (en) | Method for manufacturing three dimensional semiconductor memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JANG, KYUNG-TAE;LEE, MYOUNGBUM;SHIN, SEUNGMOK;AND OTHERS;REEL/FRAME:026888/0578 Effective date: 20110830 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |