US20110237073A1 - Method for forming a through silicon via (tsv) - Google Patents
Method for forming a through silicon via (tsv) Download PDFInfo
- Publication number
- US20110237073A1 US20110237073A1 US12/748,101 US74810110A US2011237073A1 US 20110237073 A1 US20110237073 A1 US 20110237073A1 US 74810110 A US74810110 A US 74810110A US 2011237073 A1 US2011237073 A1 US 2011237073A1
- Authority
- US
- United States
- Prior art keywords
- polymer
- carbon
- sidewalls
- opening
- hard mask
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 154
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 68
- 239000010703 silicon Substances 0.000 title claims abstract description 46
- 229910052799 carbon Inorganic materials 0.000 claims abstract description 125
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims abstract description 103
- 229920000642 polymer Polymers 0.000 claims abstract description 74
- 239000000758 substrate Substances 0.000 claims abstract description 68
- 239000004065 semiconductor Substances 0.000 claims description 55
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims description 45
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 33
- 229910052731 fluorine Inorganic materials 0.000 claims description 29
- 239000010410 layer Substances 0.000 claims description 14
- 239000012790 adhesive layer Substances 0.000 claims description 12
- 241000252506 Characiformes Species 0.000 claims description 11
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 claims description 9
- 239000000908 ammonium hydroxide Substances 0.000 claims description 9
- 238000005530 etching Methods 0.000 claims description 9
- 239000000126 substance Substances 0.000 claims description 8
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 claims description 7
- 239000011737 fluorine Substances 0.000 claims description 7
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 2
- 229910052760 oxygen Inorganic materials 0.000 claims description 2
- 239000001301 oxygen Substances 0.000 claims description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 9
- 230000015572 biosynthetic process Effects 0.000 description 7
- 238000009623 Bosch process Methods 0.000 description 6
- 239000000377 silicon dioxide Substances 0.000 description 6
- 235000012239 silicon dioxide Nutrition 0.000 description 6
- 239000002245 particle Substances 0.000 description 5
- 229920002313 fluoropolymer Polymers 0.000 description 4
- 239000000463 material Substances 0.000 description 3
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 238000011109 contamination Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- -1 Ammonia Peroxide Chemical class 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- QGZKDVFQNNGYKY-UHFFFAOYSA-N ammonia Natural products N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 1
- 150000001721 carbon Chemical class 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000012804 iterative process Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 150000002978 peroxides Chemical class 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000012913 prioritisation Methods 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76814—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
Definitions
- This disclosure relates generally to semiconductor processing, and more specifically, to a method for forming a through silicon via.
- TSV Through silicon vias
- the deposition step puts down a fluorocarbon polymer to protect the sidewall of the via opening and thus allows etching of the high aspect ratio via.
- One such process which uses this fluorocarbon polymer was developed by Bosch and may be referred to as the Bosch process.
- Bosch process results in silicon-containing fluorocarbon polymer residual that is deposited on the sidewalls and bottom of the via opening. This polymer needs to be removed prior to the fill process in order to produce a reliable TSV.
- FIG. 1 illustrates a cross-sectional view of a semiconductor structure having a hard mask over a semiconductor substrate and an opening formed in the semiconductor substrate, in accordance with one embodiment of the present invention.
- FIG. 2 illustrates a cross-sectional view of the semiconductor structure of FIG. 1 , after a first wet clean is performed, in accordance with one embodiment of the present invention.
- FIG. 3 illustrates a cross-sectional view of the semiconductor structure of FIG. 2 , after a first ash process is performed, in accordance with one embodiment of the present invention.
- FIG. 4 illustrates a cross-sectional view of the semiconductor structure of FIG. 3 , after a first wet etch process is performed, in accordance with one embodiment of the present invention.
- FIG. 5 illustrates a cross-sectional view of the semiconductor structure of FIG. 4 , after a second ash process is performed, in accordance with one embodiment of the present invention.
- FIG. 6 illustrates a cross-sectional view of the semiconductor structure of FIG. 5 , after a second wet etch process is performed, in accordance with one embodiment of the present invention.
- FIG. 7 illustrates a cross-sectional view of the semiconductor structure of FIG. 6 , after a third ash process is performed, in accordance with one embodiment of the present invention.
- FIG. 8 illustrates a cross-sectional view of the semiconductor structure of FIG. 7 , after a second wet clean is performed, in accordance with one embodiment of the present invention.
- FIG. 9 illustrates a cross-sectional view of the semiconductor structure of FIG. 8 , after formation of an adhesive layer and conductive fill in the opening, in accordance with one embodiment of the present invention.
- FIG. 10 illustrates a cross-sectional view of the semiconductor structure of FIG. 9 , after a portion of the semiconductor substrate is removed to form a TSV, in accordance with one embodiment of the present invention.
- FIG. 11 illustrates, in flow diagram form, a method of forming a TSV in accordance with one embodiment of the present invention.
- an etch-deposition-etch process for forming a high aspect ratio opening results in difficult to remove polymers remaining in the through silicon via opening after its formation.
- a series of processes including a first wet clean, followed by a first ash process, followed by a first wet etch process, followed by a second ash process, followed by a second wet etch process, and followed by a third ash process, may be used to remove the polymers left behind by the etch process used in forming the through silicon via (TSV) opening.
- TSV through silicon via
- the series of processes used to remove the residual polymers may be followed by a second wet clean process prior to the conductive fill. Note that the process used to form a TSV will be described below in reference to both the cross-sections of FIGS. 1-10 and flow 50 illustrated in the flow diagram of FIG. 11 .
- FIG. 1 illustrates a cross-sectional view of a semiconductor structure 10 in accordance with one embodiment of the present invention.
- Semiconductor structure 10 includes a semiconductor substrate 12 , a hard mask layer 14 over substrate 12 , a mask opening within hard mask 14 , and a tapered via opening 16 in substrate 12 .
- Semiconductor substrate 12 can be any semiconductor material or combinations of materials, such as silicon, gallium arsenide, silicon germanium, silicon-on-insulator (SOI), the like, and combinations of the above. For ease of explanation, it will be assumed that substrate 12 is a silicon substrate.
- an opening is first formed in hard mask 14 using any known patterning and etch process.
- hard mask 14 is used to form tapered via opening 16 .
- an iterative etch-deposition-etch process such as the Bosch process, is used to form tapered via opening 16 .
- a silicon, carbon, and fluorine (Si, C, and F) containing polymer 18 remains along the sidewalls and bottom of tapered via opening 16 .
- Si, C, and F containing polymer 18 also forms along a top surface and sidewalls of hard mask 14 . Note that, in one embodiment, Si, C, And F containing polymer 18 is non-contiguous.
- tapered via opening 16 has a high aspect ratio with a width 24 at the top of opening 16 of approximately 3.3 microns (+/ ⁇ 0.2 microns) and a depth 20 of approximately 80 microns. In one embodiment, opening 16 has a width 22 at the bottom of the opening of approximately 1.3 microns. In alternate embodiments, note that opening 16 may not be tapered. Also, in one embodiment, the opening in hard mask 14 has a diameter 26 of approximately 2.5 microns. Therefore, in one embodiment, the opening in hard mask 14 has a smaller diameter than a top of tapered via opening 16 and thus overhangs tapered via opening 16 .
- flow 50 begins with block 51 in which a transistor is formed over a semiconductor substrate in a transistor region. Therefore, referring to FIG. 11 , a transistor may be formed in and over substrate 12 in a transistor region (which is not illustrated in FIGS. 1-10 ) which is adjacent to the via region illustrated in FIG. 1 . Known processes may be used to form the transistor. Flow then proceeds to block 52 in which a hard mask is formed over the semiconductor substrate in the via region and the transistor region. Therefore, referring to FIG. 11 , hard mask 14 may be formed over both the via region (a portion of which is illustrated in FIGS. 1-10 ) and the transistor region (not shown).
- hard mask 14 may include multiple layers.
- hard mask 14 may include an interlayer dielectric (ILD), an oxide layer formed by a tetra ethyl ortho silicate (TEOS) process over the ILD layer, and a hard mask layer over the oxide layer.
- ILD interlayer dielectric
- TEOS tetra ethyl ortho silicate
- more, less, or different layers may be included in hard mask 14 .
- a tapered via opening is formed in the semiconductor substrate using the hard mask and an iterative etch process resulting in an Si, C, and F containing polymer on a top surface of hard mask 14 and along the sidewalls and bottom of the tapered via opening and carbon buried in the substrate of the tapered via opening.
- tapered via opening 16 is formed in substrate 12 using hard mask 14 to define the opening.
- An iterative etch process (such as the Bosch process) is used to form opening 16 , which results in Si, C, and F containing polymer 18 along the sidewalls and bottom of tapered via opening 16 and a carbon-containing region 28 in substrate 12 along edges of tapered via opening 16 .
- a first wet clean using piranha, hydrofluoric acid, and SC-1 is used to remove portions of the Si, C, and F containing polymer and form a first carbon-containing oxide along portions of the sidewalls by pulling silicon and carbon from the substrate.
- Pulling refers to the mechanism by which carbon and silicon is incorporated into the carbon-containing oxide (e.g. carbon-containing silicon dioxide).
- carbon-containing oxide e.g. carbon-containing silicon dioxide
- Piranha may also be referred to as Sulfuric Peroxide Mix (SPM)
- SC-1 may also be referred to as Ammonia Peroxide Mix (APM). Therefore, note that SC-1 includes ammonium hydroxide.
- SPM Sulfuric Peroxide Mix
- APIAM Ammonia Peroxide Mix
- FIG. 2 illustrates a cross-section of semiconductor structure 10 after the first wet clean is performed.
- portions of Si, C, and F containing polymer 18 is removed from the top surface and sidewalls of hard mask 14 and from sidewalls and the bottom of opening 16 .
- portions of Si, C, and F containing polymer 18 still remains, as illustrated in FIG. 2 .
- a carbon-containing oxide 30 is formed along portions of the sidewalls of opening 16 .
- carbon-containing oxide 30 is a carbon-containing silicon dioxide (such as when substrate 12 is a silicon substrate), and is formed as a non-contiguous layer along portions of the sidewalls of opening 16 .
- carbon-containing oxide 30 For the formation of carbon-containing oxide 30 , carbon is pulled from substrate 12 , thus shrinking carbon-containing region 28 .
- carbon-containing oxide 30 has a thickness of approximately 12 Angstroms. Also, during the first wet clean, portions of polymer 18 may break away and form particles 32 of polymer 18 which would also contain Si, C, and F. These particles may result in further contamination of semiconductor structure 10 .
- FIG. 3 illustrates a cross-section of semiconductor structure 10 after the first ash process is performed.
- the first ash process modifies a surface of carbon-containing oxide 30 to form a modified carbon-containing oxide 34 .
- the first ash further removes portions of Si, C, and F containing polymer 18 from the top surface and sidewalls of hard mask 14 and from sidewalls and the bottom of opening 16 .
- portions of Si, C, and F containing polymer 18 may still remain, as illustrated in FIG. 3 .
- the first ash process removes the Si, C, and F containing particles, such as particles 32 (illustrated in FIG. 2 ).
- the ash process is able to reach deep into opening 16 to remove particles 32 and portions of Si, C, and F containing polymer 18 .
- FIG. 4 illustrates a cross-section of semiconductor structure 10 after the first wet etch process is performed.
- the first wet etch process using dilute HF pulls back hard mask 14 , thus increasing the diameter of the opening in hard mask 14 . That is, the first wet etch process etches hard mask 14 to make the mask opening larger.
- the dilute HF also removes more portions of Si, C, and F containing polymer 18 from the top surface and sidewalls of hard mask 14 and from sidewalls and the bottom of opening 16 , where, in one embodiment, portions of Si, C, and F containing polymer 18 remain at the bottom of opening 16 . Therefore, in one embodiment, there are substantially no remaining portions of Si, C, and F containing polymer 18 along the top surface and sidewalls of hard mask 14 and most of polymer 18 is removed from the sidewalls of opening 16 . Also, in one embodiment, hard mask 14 is thinned as a result of the wet etch process with dilute HF.
- FIG. 5 illustrates a cross-section of semiconductor structure 10 after the second ash process is performed.
- a carbon-containing oxide 36 is formed along portions of the sidewalls of opening 16 .
- carbon-containing oxide 36 is a carbon-containing silicon dioxide (such as when substrate 12 is a silicon substrate), and is formed as a non-contiguous layer along portions of the sidewalls of opening 16 .
- carbon-containing oxide 36 carbon is pulled from substrate 12 , thus further shrinking carbon-containing region 28 .
- carbon-containing oxide 36 has a thickness of approximately 12 Angstroms.
- FIG. 6 illustrates a cross-section of semiconductor structure 10 after the second wet etch process is performed.
- the second wet etch process using dilute HF further pulls back hard mask 14 , thus increasing the diameter of the opening in hard mask 14 . That is, the second wet etch process etches hard mask 14 to make the mask opening larger.
- the diameter of the opening in hard mask 14 now matches or nearly matches the diameter at the top of opening 16 , as seen in FIG. 6 .
- the dilute HF also removes more portions of Si, C, and F containing polymer 18 , where, in one embodiment, portions of Si, C, and F containing polymer 18 still remain at the bottom of opening 16 . Also, in one embodiment, hard mask 14 is further thinned as a result of the wet etch process with dilute HF.
- FIG. 7 illustrates a cross-section of semiconductor structure 10 after the third ash process is performed.
- the third ash process forms a carbon-containing oxide 38 along portions of the sidewalls of opening 16 .
- carbon-containing oxide 38 is a carbon-containing silicon dioxide (such as when substrate 12 is a silicon substrate).
- carbon-containing oxide 38 carbon is pulled from substrate 12 , thus further shrinking or removing carbon-containing region 28 .
- carbon-containing oxide 36 has a thickness of approximately 12 Angstroms, and carbon-containing region 28 is substantially no longer present. Therefore, in one embodiment, carbon-containing oxide 36 is substantially contiguous within opening 16 .
- FIG. 8 illustrates a cross-section of semiconductor structure 10 after the second wet clean is performed.
- the second wet clean removes carbon-containing oxide 38 and forms a chemical oxide 40 (such as silicon dioxide) along sidewalls and the bottom of opening 16 .
- chemical oxide 40 is contiguous within opening 16 since substantially no polymer 18 is left within opening 16 .
- FIG. 9 illustrates semiconductor structure 10 after the formation of an adhesive layer 42 within opening 16 and a conductive fill 44 within opening 16 .
- an adhesive layer is deposited over hard mask 14 and substrate 12 , within opening 16 , and a conductive fill layer is deposited over the adhesive layer.
- CMP chemical mechanical polishing
- adhesive layer 42 includes titanium and titanium nitride, and in one embodiment, conductive fill includes tungsten. Alternatively, conductive fill includes copper.
- adhesive layer 42 may include multiple layers.
- FIG. 10 illustrates a cross-section of semiconductor substrate 10 after portions of the backside of substrate 12 have been removed to expose a bottom end (i.e. the tapered end, opposite the top end of opening 16 ). Therefore, a TSV is formed which extends through substrate 12 and hard mask 14 , thus being exposed at both ends, i.e., at opposite ends.
- an iterative process is used to remove the residual polymer which includes, for example, a predetermined number of iterations of an ash process followed by a wet etch process.
- the predetermined number of iterations is two.
- the predetermined number of iterations of an ash process followed by a wet etch process is preceded by a wet clean, and followed by a third ash process and a second wet clean. Therefore, in this manner, by removing the remaining polymer, a more reliable TSV can be formed.
- Item 1 includes a method of forming a through silicon via (TSV) which includes forming a hard mask over a semiconductor substrate, wherein the hard mask has a mask opening and forming a via opening in the semiconductor substrate using the hard mask.
- TSV through silicon via
- the via opening comprises a bottom and sidewalls, a portion of the hard mask overhangs the via opening, and a polymer comprising silicon, carbon, and fluorine is formed along at least a portion of the bottom of the via opening.
- the method of item 1 further includes performing a first wet clean to remove a first portion of the polymer and form a first carbon containing oxide along portions of the sidewalls by pulling silicon and carbon from the substrate; performing a first ash process to modify the first carbon containing oxide and to remove a second portion of the polymer; performing a first wet etch process to remove the modified first carbon containing oxide and a third portion of the polymer; performing a second ash process to form a second carbon containing oxide along at least a portion of the sidewalls by pulling silicon and carbon from the semiconductor substrate; performing a second wet etch process to remove the second carbon containing oxide and a fourth portion of the polymer; and performing a third ash process to form a third carbon containing oxide along portions of the sidewalls by pulling silicon and carbon from the substrate and removing any remaining portions of the polymer.
- Item 2 include the method of item 1, wherein performing the first wet etch process further comprises etching the hard mask to make the mask opening larger.
- Item 3 includes the method of item 2, wherein performing the second wet etch process further comprises etching the hard mask to make the mask opening larger.
- Item 4 includes the method of item 1, and further includes forming an adhesive layer and conductive fill within the via opening.
- Item 5 includes the method of item 4, and further includes removing a portion of the semiconductor substrate.
- Item 6 includes the method of item 1, wherein the polymer is also formed along at least a portion of the sidewall of the via opening.
- Item 7 includes the method of item 1, wherein performing the first wet etch process and the second wet etch process comprise using dilute hydrofluoric acid.
- Item 8 includes the method of item 1, wherein performing a first wet clean comprises using piranha, hydrofluoric acid, and ammonium hydroxide.
- Item 9 includes the method of item 1, and further includes performing a second wet clean to remove the third carbon containing oxide and form a chemical oxide along the sidewalls and bottom of the via opening.
- Item 10 include the method of item 9, wherein performing a second wet clean comprises using piranha, hydrofluoric acid, and ammonium hydroxide.
- Item 11 includes the method of item 1, wherein the hard mask comprises multiple layers.
- Item 12 includes the method of item 1, wherein the first, second and third carbon containing oxides comprise silicon and oxygen.
- Item 13 includes a method of forming a through silicon via (TSV) including forming a hard mask over a semiconductor substrate; and forming a via opening in the semiconductor substrate using the hard mask.
- the via opening comprises a bottom and sidewalls, and a polymer comprising silicon, carbon, and fluorine is formed along at least a portion of the bottom of the via opening.
- Item 15 includes the method of item 14, wherein the hard mask has a mask opening and the first wet etch process further comprises etching the hard mask to make the mask opening larger.
- Item 16 includes the method of item 15, wherein performing the second wet etch process further comprises etching the hard mask to make the mask opening larger.
- Item 17 includes the method of item 16, wherein the polymer is formed along at least a portion of the sidewall of the via opening.
- Item 18 includes the method of item 17, wherein performing the first wet etch process and the second wet etch process comprise using dilute hydrofluoric acid.
- Item 19 includes the method of item 18, wherein forming an oxide along the sidewalls and bottom of the opening comprises performing a wet process.
- Item 20 includes a method of forming a through silicon via (TSV) including forming a hard mask over a semiconductor substrate; and forming a via opening in the semiconductor substrate using the hard mask.
- TSV through silicon via
- the via opening comprises a bottom and sidewalls, and a polymer comprising silicon, carbon, and fluorine is formed along at least a portion of the bottom of the via opening.
- the method of item 20 further includes performing a first wet clean using piranha, hydrofluoric acid and ammonium hydroxide to remove a first portion of the polymer and form a first carbon containing oxide along portions of the sidewalls by pulling silicon and carbon from the substrate; performing a first ash process to modify the first carbon containing oxide and to remove a second portion of the polymers; performing a first wet etch process using dilute hydrofluoric acid to remove the modified first carbon containing oxide and a third portion of the polymer; performing a second ash process to form a second carbon containing oxide along at least a portion of the sidewalls by pulling silicon and carbon from the semiconductor substrate; performing a second wet etch process using dilute hydrofluoric acid to remove the second carbon containing oxide and a fourth portions of the polymer; performing a third ash process to form a third carbon containing oxide along portions of the sidewalls by pulling silicon and carbon from the substrate and removing any remaining portions of the polymer; performing a second wet clean piran
Abstract
Description
- 1. Field
- This disclosure relates generally to semiconductor processing, and more specifically, to a method for forming a through silicon via.
- 2. Related Art
- Through silicon vias (TSV) with a high aspect ratio are typically formed using an etch-deposition-etch process sequence. The deposition step puts down a fluorocarbon polymer to protect the sidewall of the via opening and thus allows etching of the high aspect ratio via. One such process which uses this fluorocarbon polymer was developed by Bosch and may be referred to as the Bosch process. However, the Bosch process results in silicon-containing fluorocarbon polymer residual that is deposited on the sidewalls and bottom of the via opening. This polymer needs to be removed prior to the fill process in order to produce a reliable TSV.
- The present invention is illustrated by way of example and is not limited by the accompanying figures, in which like references indicate similar elements. Elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale.
-
FIG. 1 illustrates a cross-sectional view of a semiconductor structure having a hard mask over a semiconductor substrate and an opening formed in the semiconductor substrate, in accordance with one embodiment of the present invention. -
FIG. 2 illustrates a cross-sectional view of the semiconductor structure ofFIG. 1 , after a first wet clean is performed, in accordance with one embodiment of the present invention. -
FIG. 3 illustrates a cross-sectional view of the semiconductor structure ofFIG. 2 , after a first ash process is performed, in accordance with one embodiment of the present invention. -
FIG. 4 illustrates a cross-sectional view of the semiconductor structure ofFIG. 3 , after a first wet etch process is performed, in accordance with one embodiment of the present invention. -
FIG. 5 illustrates a cross-sectional view of the semiconductor structure ofFIG. 4 , after a second ash process is performed, in accordance with one embodiment of the present invention. -
FIG. 6 illustrates a cross-sectional view of the semiconductor structure ofFIG. 5 , after a second wet etch process is performed, in accordance with one embodiment of the present invention. -
FIG. 7 illustrates a cross-sectional view of the semiconductor structure ofFIG. 6 , after a third ash process is performed, in accordance with one embodiment of the present invention. -
FIG. 8 illustrates a cross-sectional view of the semiconductor structure ofFIG. 7 , after a second wet clean is performed, in accordance with one embodiment of the present invention. -
FIG. 9 illustrates a cross-sectional view of the semiconductor structure ofFIG. 8 , after formation of an adhesive layer and conductive fill in the opening, in accordance with one embodiment of the present invention. -
FIG. 10 illustrates a cross-sectional view of the semiconductor structure ofFIG. 9 , after a portion of the semiconductor substrate is removed to form a TSV, in accordance with one embodiment of the present invention. -
FIG. 11 illustrates, in flow diagram form, a method of forming a TSV in accordance with one embodiment of the present invention. - As described above, an etch-deposition-etch process for forming a high aspect ratio opening, such as the Bosch process, results in difficult to remove polymers remaining in the through silicon via opening after its formation. In one embodiment, a series of processes, including a first wet clean, followed by a first ash process, followed by a first wet etch process, followed by a second ash process, followed by a second wet etch process, and followed by a third ash process, may be used to remove the polymers left behind by the etch process used in forming the through silicon via (TSV) opening. In this manner, a subsequent conductive fill in the TSV opening results in a reliable conductive TSV without contamination by the polymer. Also, in one embodiment, the series of processes used to remove the residual polymers may be followed by a second wet clean process prior to the conductive fill. Note that the process used to form a TSV will be described below in reference to both the cross-sections of
FIGS. 1-10 andflow 50 illustrated in the flow diagram ofFIG. 11 . -
FIG. 1 illustrates a cross-sectional view of asemiconductor structure 10 in accordance with one embodiment of the present invention.Semiconductor structure 10 includes asemiconductor substrate 12, ahard mask layer 14 oversubstrate 12, a mask opening withinhard mask 14, and a tapered viaopening 16 insubstrate 12.Semiconductor substrate 12 can be any semiconductor material or combinations of materials, such as silicon, gallium arsenide, silicon germanium, silicon-on-insulator (SOI), the like, and combinations of the above. For ease of explanation, it will be assumed thatsubstrate 12 is a silicon substrate. In one embodiment, an opening is first formed inhard mask 14 using any known patterning and etch process. After the opening is formed inhard mask 14,hard mask 14 is used to form tapered viaopening 16. In one embodiment, an iterative etch-deposition-etch process, such as the Bosch process, is used to form tapered via opening 16. However, as a result of the fluorocarbon polymer used during the Bosch process, a silicon, carbon, and fluorine (Si, C, and F) containingpolymer 18 remains along the sidewalls and bottom of tapered viaopening 16. Si, C, andF containing polymer 18 also forms along a top surface and sidewalls ofhard mask 14. Note that, in one embodiment, Si, C, AndF containing polymer 18 is non-contiguous. Also, as a result of the etch-deposition-etch process to formtapered opening 16, carbon from this process becomes buried insubstrate 12 along edges of the tapered via opening, which is illustrated inFIG. 1 as carbon-containingregion 28. In one embodiment, carbon-containingregion 28 extends approximately 30 Angstroms intosubstrate 12. In one embodiment, tapered viaopening 16 has a high aspect ratio with a width 24 at the top of opening 16 of approximately 3.3 microns (+/−0.2 microns) and adepth 20 of approximately 80 microns. In one embodiment, opening 16 has awidth 22 at the bottom of the opening of approximately 1.3 microns. In alternate embodiments, note that opening 16 may not be tapered. Also, in one embodiment, the opening inhard mask 14 has adiameter 26 of approximately 2.5 microns. Therefore, in one embodiment, the opening inhard mask 14 has a smaller diameter than a top of tapered viaopening 16 and thus overhangs tapered viaopening 16. - Referring to the flow of
FIG. 11 ,flow 50 begins withblock 51 in which a transistor is formed over a semiconductor substrate in a transistor region. Therefore, referring toFIG. 11 , a transistor may be formed in and oversubstrate 12 in a transistor region (which is not illustrated inFIGS. 1-10 ) which is adjacent to the via region illustrated inFIG. 1 . Known processes may be used to form the transistor. Flow then proceeds to block 52 in which a hard mask is formed over the semiconductor substrate in the via region and the transistor region. Therefore, referring toFIG. 11 ,hard mask 14 may be formed over both the via region (a portion of which is illustrated inFIGS. 1-10 ) and the transistor region (not shown). Note that any number of vias can be formed in the via region; however, for ease of explanation, only one via opening is illustrated inFIGS. 1-10 . In one embodimenthard mask 14 may include multiple layers. For example, in one embodiment,hard mask 14 may include an interlayer dielectric (ILD), an oxide layer formed by a tetra ethyl ortho silicate (TEOS) process over the ILD layer, and a hard mask layer over the oxide layer. Alternatively, more, less, or different layers may be included inhard mask 14. - Still referring to
FIG. 11 , flow then proceeds to block 53 in which a tapered via opening is formed in the semiconductor substrate using the hard mask and an iterative etch process resulting in an Si, C, and F containing polymer on a top surface ofhard mask 14 and along the sidewalls and bottom of the tapered via opening and carbon buried in the substrate of the tapered via opening. For example, as was described above in reference toFIG. 1 , tapered viaopening 16 is formed insubstrate 12 usinghard mask 14 to define the opening. An iterative etch process (such as the Bosch process) is used to formopening 16, which results in Si, C, andF containing polymer 18 along the sidewalls and bottom of tapered viaopening 16 and a carbon-containingregion 28 insubstrate 12 along edges of tapered viaopening 16. - Flow then proceeds to block 54, in which a first wet clean using piranha, hydrofluoric acid, and SC-1 is used to remove portions of the Si, C, and F containing polymer and form a first carbon-containing oxide along portions of the sidewalls by pulling silicon and carbon from the substrate. Pulling refers to the mechanism by which carbon and silicon is incorporated into the carbon-containing oxide (e.g. carbon-containing silicon dioxide). For example, carbon is captured and incorporated into silicon dioxide during a silicon oxidation phase. Piranha may also be referred to as Sulfuric Peroxide Mix (SPM), and SC-1 may also be referred to as Ammonia Peroxide Mix (APM). Therefore, note that SC-1 includes ammonium hydroxide. For example,
FIG. 2 illustrates a cross-section ofsemiconductor structure 10 after the first wet clean is performed. In one embodiment, after the first wet clean, portions of Si, C, andF containing polymer 18 is removed from the top surface and sidewalls ofhard mask 14 and from sidewalls and the bottom ofopening 16. However, note that portions of Si, C, andF containing polymer 18 still remains, as illustrated inFIG. 2 . Also, as a result of the first wet clean, a carbon-containingoxide 30 is formed along portions of the sidewalls ofopening 16. In one embodiment, carbon-containingoxide 30 is a carbon-containing silicon dioxide (such as whensubstrate 12 is a silicon substrate), and is formed as a non-contiguous layer along portions of the sidewalls ofopening 16. For the formation of carbon-containingoxide 30, carbon is pulled fromsubstrate 12, thus shrinking carbon-containingregion 28. In one embodiment, carbon-containingoxide 30 has a thickness of approximately 12 Angstroms. Also, during the first wet clean, portions ofpolymer 18 may break away andform particles 32 ofpolymer 18 which would also contain Si, C, and F. These particles may result in further contamination ofsemiconductor structure 10. - Referring back to
FIG. 11 , flow then proceeds to block 56, in which a first ash process is performed to modify the first carbon-containing oxide and to remove portions of the Si, C, and F containing polymer. For example,FIG. 3 illustrates a cross-section ofsemiconductor structure 10 after the first ash process is performed. In one embodiment, the first ash process modifies a surface of carbon-containingoxide 30 to form a modified carbon-containingoxide 34. Also, in one embodiment, the first ash further removes portions of Si, C, andF containing polymer 18 from the top surface and sidewalls ofhard mask 14 and from sidewalls and the bottom ofopening 16. However, note that portions of Si, C, andF containing polymer 18 may still remain, as illustrated inFIG. 3 . Also, the first ash process removes the Si, C, and F containing particles, such as particles 32 (illustrated inFIG. 2 ). In one embodiment, the ash process is able to reach deep into opening 16 to removeparticles 32 and portions of Si, C, andF containing polymer 18. - Referring back to
FIG. 11 , flow then proceeds to block 58, in which a first wet etch process is performed using dilute hydrofluoric acid (HF) to pull back the hard mask and remove the modified first carbon containing oxide and portions of the Si, C, and F containing polymer. For example,FIG. 4 illustrates a cross-section ofsemiconductor structure 10 after the first wet etch process is performed. In one embodiment, the first wet etch process using dilute HF pulls backhard mask 14, thus increasing the diameter of the opening inhard mask 14. That is, the first wet etch process etcheshard mask 14 to make the mask opening larger. The dilute HF also removes more portions of Si, C, andF containing polymer 18 from the top surface and sidewalls ofhard mask 14 and from sidewalls and the bottom of opening 16, where, in one embodiment, portions of Si, C, andF containing polymer 18 remain at the bottom ofopening 16. Therefore, in one embodiment, there are substantially no remaining portions of Si, C, andF containing polymer 18 along the top surface and sidewalls ofhard mask 14 and most ofpolymer 18 is removed from the sidewalls ofopening 16. Also, in one embodiment,hard mask 14 is thinned as a result of the wet etch process with dilute HF. - Referring back to
FIG. 11 , flow then proceeds to block 60, in which a second ash process is performed to form a second carbon-containing oxide along portions of the sidewalls of opening 16 by pulling silicon and carbon from the substrate. For example, FIG. 5 illustrates a cross-section ofsemiconductor structure 10 after the second ash process is performed. In one embodiment, as a result of the second ash process, a carbon-containingoxide 36 is formed along portions of the sidewalls ofopening 16. In one embodiment, carbon-containingoxide 36 is a carbon-containing silicon dioxide (such as whensubstrate 12 is a silicon substrate), and is formed as a non-contiguous layer along portions of the sidewalls ofopening 16. For the formation of carbon-containingoxide 36, carbon is pulled fromsubstrate 12, thus further shrinking carbon-containingregion 28. In one embodiment, carbon-containingoxide 36 has a thickness of approximately 12 Angstroms. - Referring back to
FIG. 11 , flow proceeds to block 62 in which a second wet etch process is performed using dilute HF to pull back the hard mask and remove the second carbon-containing oxide and portions of the Si, C, and F containing polymer. For example,FIG. 6 illustrates a cross-section ofsemiconductor structure 10 after the second wet etch process is performed. In one embodiment, the second wet etch process using dilute HF further pulls backhard mask 14, thus increasing the diameter of the opening inhard mask 14. That is, the second wet etch process etcheshard mask 14 to make the mask opening larger. In one embodiment, the diameter of the opening inhard mask 14 now matches or nearly matches the diameter at the top of opening 16, as seen inFIG. 6 . The dilute HF also removes more portions of Si, C, andF containing polymer 18, where, in one embodiment, portions of Si, C, andF containing polymer 18 still remain at the bottom ofopening 16. Also, in one embodiment,hard mask 14 is further thinned as a result of the wet etch process with dilute HF. - Referring back to
FIG. 11 , flow proceeds to block 64 in which a third ash process is performed to form a third carbon-containing oxide along portions of the sidewalls by pulling silicon and carbon from the substrate and to remove remaining portions of the Si, C, and F containing polymer. For example,FIG. 7 illustrates a cross-section ofsemiconductor structure 10 after the third ash process is performed. In one embodiment, the third ash process forms a carbon-containingoxide 38 along portions of the sidewalls ofopening 16. In one embodiment, carbon-containingoxide 38 is a carbon-containing silicon dioxide (such as whensubstrate 12 is a silicon substrate). For the formation of carbon-containingoxide 38, carbon is pulled fromsubstrate 12, thus further shrinking or removing carbon-containingregion 28. In one embodiment, carbon-containingoxide 36 has a thickness of approximately 12 Angstroms, and carbon-containingregion 28 is substantially no longer present. Therefore, in one embodiment, carbon-containingoxide 36 is substantially contiguous withinopening 16. - Referring back to
FIG. 11 , flow proceeds to block 66 in which a second wet clean is performed using Piranha, HF, and SC-1 to remove the third carbon-containing oxide and to form a chemical oxide along sidewalls and the bottom ofopening 16. For example,FIG. 8 illustrates a cross-section ofsemiconductor structure 10 after the second wet clean is performed. In one embodiment, the second wet clean removes carbon-containingoxide 38 and forms a chemical oxide 40 (such as silicon dioxide) along sidewalls and the bottom ofopening 16. In one embodiment,chemical oxide 40 is contiguous withinopening 16 since substantially nopolymer 18 is left withinopening 16. - Referring to
FIG. 11 , flow proceeds to block 68 in which an adhesive layer is formed within the tapered via opening and a conductive fill is formed within the tapered via opening. For example,FIG. 9 illustratessemiconductor structure 10 after the formation of anadhesive layer 42 withinopening 16 and aconductive fill 44 withinopening 16. In one embodiment, to formadhesive layer 52 andconductive fill 44, an adhesive layer is deposited overhard mask 14 andsubstrate 12, within opening 16, and a conductive fill layer is deposited over the adhesive layer. In one embodiment, chemical mechanical polishing (CMP) is used to remove portions of the adhesive layer and conductive fill layer overhard mask 14, thus resulting inadhesive layer 40 andconductive fill 44. In one embodiment,adhesive layer 42 includes titanium and titanium nitride, and in one embodiment, conductive fill includes tungsten. Alternatively, conductive fill includes copper. In one embodiment,adhesive layer 42 may include multiple layers. - Referring back to
FIG. 11 , flow then proceeds to block 70 in which a portion of the semiconductor substrate is removed to form a TSV. For example,FIG. 10 illustrates a cross-section ofsemiconductor substrate 10 after portions of the backside ofsubstrate 12 have been removed to expose a bottom end (i.e. the tapered end, opposite the top end of opening 16). Therefore, a TSV is formed which extends throughsubstrate 12 andhard mask 14, thus being exposed at both ends, i.e., at opposite ends. - By now it should be appreciated that there has been provided a method for forming a reliable TSV by removing the remaining polymer which results from the formation of the opening for the TSV. In one embodiment, an iterative process is used to remove the residual polymer which includes, for example, a predetermined number of iterations of an ash process followed by a wet etch process. In one embodiment, the predetermined number of iterations is two. In one embodiment, the predetermined number of iterations of an ash process followed by a wet etch process is preceded by a wet clean, and followed by a third ash process and a second wet clean. Therefore, in this manner, by removing the remaining polymer, a more reliable TSV can be formed.
- Although the invention has been described with respect to specific conductivity types or polarity of potentials, skilled artisans appreciated that conductivity types and polarities of potentials may be reversed. Moreover, the terms “front,” “back,” “top,” “bottom,” “over,” “under” and the like in the description and in the claims, if any, are used for descriptive purposes and not necessarily for describing permanent relative positions. It is understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the invention described herein are, for example, capable of operation in other orientations than those illustrated or otherwise described herein.
- Although the invention is described herein with reference to specific embodiments, various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. For example, different materials may be used to form a TSV. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of the present invention. Any benefits, advantages, or solutions to problems that are described herein with regard to specific embodiments are not intended to be construed as a critical, required, or essential feature or element of any or all the claims.
- Furthermore, the terms “a” or “an,” as used herein, are defined as one or more than one. Also, the use of introductory phrases such as “at least one” and “one or more” in the claims should not be construed to imply that the introduction of another claim element by the indefinite articles “a” or “an” limits any particular claim containing such introduced claim element to inventions containing only one such element, even when the same claim includes the introductory phrases “one or more” or “at least one” and indefinite articles such as “a” or “an.” The same holds true for the use of definite articles.
- Unless stated otherwise, terms such as “first” and “second” are used to arbitrarily distinguish between the elements such terms describe. Thus, these terms are not necessarily intended to indicate temporal or other prioritization of such elements.
- The following are various embodiments of the present invention.
-
Item 1 includes a method of forming a through silicon via (TSV) which includes forming a hard mask over a semiconductor substrate, wherein the hard mask has a mask opening and forming a via opening in the semiconductor substrate using the hard mask. The via opening comprises a bottom and sidewalls, a portion of the hard mask overhangs the via opening, and a polymer comprising silicon, carbon, and fluorine is formed along at least a portion of the bottom of the via opening. The method ofitem 1 further includes performing a first wet clean to remove a first portion of the polymer and form a first carbon containing oxide along portions of the sidewalls by pulling silicon and carbon from the substrate; performing a first ash process to modify the first carbon containing oxide and to remove a second portion of the polymer; performing a first wet etch process to remove the modified first carbon containing oxide and a third portion of the polymer; performing a second ash process to form a second carbon containing oxide along at least a portion of the sidewalls by pulling silicon and carbon from the semiconductor substrate; performing a second wet etch process to remove the second carbon containing oxide and a fourth portion of the polymer; and performing a third ash process to form a third carbon containing oxide along portions of the sidewalls by pulling silicon and carbon from the substrate and removing any remaining portions of the polymer. Item 2 include the method ofitem 1, wherein performing the first wet etch process further comprises etching the hard mask to make the mask opening larger. Item 3 includes the method of item 2, wherein performing the second wet etch process further comprises etching the hard mask to make the mask opening larger. Item 4 includes the method ofitem 1, and further includes forming an adhesive layer and conductive fill within the via opening. Item 5 includes the method of item 4, and further includes removing a portion of the semiconductor substrate. Item 6 includes the method ofitem 1, wherein the polymer is also formed along at least a portion of the sidewall of the via opening. Item 7 includes the method ofitem 1, wherein performing the first wet etch process and the second wet etch process comprise using dilute hydrofluoric acid. Item 8 includes the method ofitem 1, wherein performing a first wet clean comprises using piranha, hydrofluoric acid, and ammonium hydroxide. Item 9 includes the method ofitem 1, and further includes performing a second wet clean to remove the third carbon containing oxide and form a chemical oxide along the sidewalls and bottom of the via opening.Item 10 include the method of item 9, wherein performing a second wet clean comprises using piranha, hydrofluoric acid, and ammonium hydroxide. Item 11 includes the method ofitem 1, wherein the hard mask comprises multiple layers.Item 12 includes the method ofitem 1, wherein the first, second and third carbon containing oxides comprise silicon and oxygen. - Item 13 includes a method of forming a through silicon via (TSV) including forming a hard mask over a semiconductor substrate; and forming a via opening in the semiconductor substrate using the hard mask. The via opening comprises a bottom and sidewalls, and a polymer comprising silicon, carbon, and fluorine is formed along at least a portion of the bottom of the via opening. The method of item 13 further includes performing a wet clean to remove a first portion of the polymer and form a first carbon containing oxide along portions of the sidewalls by pulling silicon and carbon from the substrate; performing an ash process to remove a second portion of the polymer; performing a wet process to remove a third portion of the polymer; repeating the steps of performing an ash process and performing a wet process a predetermined number of times; forming an oxide along the sidewalls and bottom of the opening; forming an adhesion layer and a conductive fill in the via opening; and removing a portion of the semiconductor substrate.
Item 14 includes the method of item 13, wherein the predetermined number of times is one time. Item 15 includes the method ofitem 14, wherein the hard mask has a mask opening and the first wet etch process further comprises etching the hard mask to make the mask opening larger.Item 16 includes the method of item 15, wherein performing the second wet etch process further comprises etching the hard mask to make the mask opening larger. Item 17 includes the method ofitem 16, wherein the polymer is formed along at least a portion of the sidewall of the via opening.Item 18 includes the method of item 17, wherein performing the first wet etch process and the second wet etch process comprise using dilute hydrofluoric acid. Item 19 includes the method ofitem 18, wherein forming an oxide along the sidewalls and bottom of the opening comprises performing a wet process. -
Item 20 includes a method of forming a through silicon via (TSV) including forming a hard mask over a semiconductor substrate; and forming a via opening in the semiconductor substrate using the hard mask. The via opening comprises a bottom and sidewalls, and a polymer comprising silicon, carbon, and fluorine is formed along at least a portion of the bottom of the via opening. The method ofitem 20 further includes performing a first wet clean using piranha, hydrofluoric acid and ammonium hydroxide to remove a first portion of the polymer and form a first carbon containing oxide along portions of the sidewalls by pulling silicon and carbon from the substrate; performing a first ash process to modify the first carbon containing oxide and to remove a second portion of the polymers; performing a first wet etch process using dilute hydrofluoric acid to remove the modified first carbon containing oxide and a third portion of the polymer; performing a second ash process to form a second carbon containing oxide along at least a portion of the sidewalls by pulling silicon and carbon from the semiconductor substrate; performing a second wet etch process using dilute hydrofluoric acid to remove the second carbon containing oxide and a fourth portions of the polymer; performing a third ash process to form a third carbon containing oxide along portions of the sidewalls by pulling silicon and carbon from the substrate and removing any remaining portions of the polymer; performing a second wet clean piranha, hydrofluoric acid and ammonium hydroxide to remove the third carbon containing oxide and form a chemical oxide along the sidewalls and bottom of the via opening; forming an adhesion layer and a conductive fill in the via opening; and removing a portion of the semiconductor substrate.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/748,101 US8039386B1 (en) | 2010-03-26 | 2010-03-26 | Method for forming a through silicon via (TSV) |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/748,101 US8039386B1 (en) | 2010-03-26 | 2010-03-26 | Method for forming a through silicon via (TSV) |
Publications (2)
Publication Number | Publication Date |
---|---|
US20110237073A1 true US20110237073A1 (en) | 2011-09-29 |
US8039386B1 US8039386B1 (en) | 2011-10-18 |
Family
ID=44656964
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/748,101 Active US8039386B1 (en) | 2010-03-26 | 2010-03-26 | Method for forming a through silicon via (TSV) |
Country Status (1)
Country | Link |
---|---|
US (1) | US8039386B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130087893A1 (en) * | 2011-10-07 | 2013-04-11 | Newport Fab, Llc Dba Jazz Semiconductor | Through Silicon Via Structure, Method of Formation, and Integration in Semiconductor Substrate |
US20140357077A1 (en) * | 2013-05-29 | 2014-12-04 | Samsung Electronics Co., Ltd. | Methods for fabricating semiconductor devices having through electrodes |
CN104900493A (en) * | 2015-05-20 | 2015-09-09 | 中国航天科技集团公司第九研究院第七七一研究所 | Wafer surface high depth-to-width ratio TSV blind hole cleaning method |
EP3312874A1 (en) | 2016-10-20 | 2018-04-25 | ams AG | Method of forming a through-substrate via and a semiconductor device comprising a through-substrate via |
US10224414B2 (en) * | 2016-12-16 | 2019-03-05 | Lam Research Corporation | Method for providing a low-k spacer |
US10923397B2 (en) | 2018-11-29 | 2021-02-16 | Globalfoundries Inc. | Through-substrate via structures in semiconductor devices |
US11764109B2 (en) | 2018-04-04 | 2023-09-19 | Ams Ag | Method of forming a through-substrate via and a semiconductor device comprising a through-substrate via |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102018885B1 (en) | 2012-12-20 | 2019-09-05 | 삼성전자주식회사 | Semiconductor devices having through vias and methods for fabricating the same |
US8853090B1 (en) | 2013-03-15 | 2014-10-07 | IPEnval Consultant Inc. | Method for fabricating a through-silicon via |
KR102633148B1 (en) | 2019-05-28 | 2024-02-06 | 삼성전자주식회사 | Semiconductor device comprising a through via and Method of fabricating the same |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5895245A (en) * | 1997-06-17 | 1999-04-20 | Vlsi Technology, Inc. | Plasma ash for silicon surface preparation |
US6025273A (en) * | 1998-04-06 | 2000-02-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for etching reliable small contact holes with improved profiles for semiconductor integrated circuits using a carbon doped hard mask |
US6168726B1 (en) * | 1998-11-25 | 2001-01-02 | Applied Materials, Inc. | Etching an oxidized organo-silane film |
US6323121B1 (en) * | 2000-05-12 | 2001-11-27 | Taiwan Semiconductor Manufacturing Company | Fully dry post-via-etch cleaning method for a damascene process |
US6431182B1 (en) * | 1999-10-27 | 2002-08-13 | Advanced Micro Devices, Inc. | Plasma treatment for polymer removal after via etch |
US6620741B1 (en) * | 2002-06-10 | 2003-09-16 | Intel Corporation | Method for controlling etch bias of carbon doped oxide films |
US20050029630A1 (en) * | 2003-03-25 | 2005-02-10 | Yoshihide Matsuo | Manufacturing method for semiconductor device, semiconductor device, and electronic apparatus |
US20100013060A1 (en) * | 2008-06-22 | 2010-01-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming a conductive trench in a silicon wafer and silicon wafer comprising such trench |
-
2010
- 2010-03-26 US US12/748,101 patent/US8039386B1/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5895245A (en) * | 1997-06-17 | 1999-04-20 | Vlsi Technology, Inc. | Plasma ash for silicon surface preparation |
US6025273A (en) * | 1998-04-06 | 2000-02-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for etching reliable small contact holes with improved profiles for semiconductor integrated circuits using a carbon doped hard mask |
US6168726B1 (en) * | 1998-11-25 | 2001-01-02 | Applied Materials, Inc. | Etching an oxidized organo-silane film |
US6431182B1 (en) * | 1999-10-27 | 2002-08-13 | Advanced Micro Devices, Inc. | Plasma treatment for polymer removal after via etch |
US6323121B1 (en) * | 2000-05-12 | 2001-11-27 | Taiwan Semiconductor Manufacturing Company | Fully dry post-via-etch cleaning method for a damascene process |
US6620741B1 (en) * | 2002-06-10 | 2003-09-16 | Intel Corporation | Method for controlling etch bias of carbon doped oxide films |
US20050029630A1 (en) * | 2003-03-25 | 2005-02-10 | Yoshihide Matsuo | Manufacturing method for semiconductor device, semiconductor device, and electronic apparatus |
US20100013060A1 (en) * | 2008-06-22 | 2010-01-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming a conductive trench in a silicon wafer and silicon wafer comprising such trench |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130087893A1 (en) * | 2011-10-07 | 2013-04-11 | Newport Fab, Llc Dba Jazz Semiconductor | Through Silicon Via Structure, Method of Formation, and Integration in Semiconductor Substrate |
US9147609B2 (en) * | 2011-10-07 | 2015-09-29 | Newport Fab, Llc | Through silicon via structure, method of formation, and integration in semiconductor substrate |
US20140357077A1 (en) * | 2013-05-29 | 2014-12-04 | Samsung Electronics Co., Ltd. | Methods for fabricating semiconductor devices having through electrodes |
CN104900493A (en) * | 2015-05-20 | 2015-09-09 | 中国航天科技集团公司第九研究院第七七一研究所 | Wafer surface high depth-to-width ratio TSV blind hole cleaning method |
EP3312874A1 (en) | 2016-10-20 | 2018-04-25 | ams AG | Method of forming a through-substrate via and a semiconductor device comprising a through-substrate via |
US10224414B2 (en) * | 2016-12-16 | 2019-03-05 | Lam Research Corporation | Method for providing a low-k spacer |
US11764109B2 (en) | 2018-04-04 | 2023-09-19 | Ams Ag | Method of forming a through-substrate via and a semiconductor device comprising a through-substrate via |
US10923397B2 (en) | 2018-11-29 | 2021-02-16 | Globalfoundries Inc. | Through-substrate via structures in semiconductor devices |
Also Published As
Publication number | Publication date |
---|---|
US8039386B1 (en) | 2011-10-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8039386B1 (en) | Method for forming a through silicon via (TSV) | |
US9165770B2 (en) | Methods for fabricating integrated circuits using improved masks | |
US9209279B1 (en) | Self aligned replacement fin formation | |
US9099338B2 (en) | Method of forming high K metal gate | |
CN106653675B (en) | Method for forming shallow trench isolation structure | |
US20110147697A1 (en) | Isolation for nanowire devices | |
US7462562B2 (en) | Fabrication method of semiconductor device | |
US11056347B2 (en) | Method for dry etching compound materials | |
FR3025938A1 (en) | REALIZING SPACERS AT THE FLANK LEVEL OF A TRANSISTOR GRID | |
US20170278925A1 (en) | Introducing material with a lower etch rate to form a t-shaped sdb sti structure | |
JP2008258622A (en) | Nanowire transistor and manufacturing method therefor | |
CN104681424B (en) | The forming method of transistor | |
US8227318B2 (en) | Integration of multiple gate oxides with shallow trench isolation methods to minimize divot formation | |
US9859125B2 (en) | Block patterning method enabling merged space in SRAM with heterogeneous mandrel | |
US20150270159A1 (en) | Fabrication of semiconductor structures using oxidized polycrystalline silicon as conformal stop layers | |
US20170125287A1 (en) | Substrate having two semiconductor materials on insulator | |
US9349631B2 (en) | Method for defining an isolation region(s) of a semiconductor structure | |
CN109941957B (en) | Method for manufacturing semiconductor device | |
CN105336585B (en) | Etching method and forming method of interconnection structure | |
US10867838B2 (en) | Semiconductor device having a shallow trench isolation structure and methods of forming the same | |
WO2014109087A1 (en) | Method for manufacturing semiconductor device | |
US20090156009A1 (en) | Method for manufacturing semiconductor device | |
US8633113B2 (en) | Method for fabricating a bottom oxide layer in a trench | |
TWI231563B (en) | Semiconductor device fabricating method | |
US20110189615A1 (en) | Semiconductor processing method of manufacturing mos transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DAO, THUY B.;NOBLE, ROSS E.;TRIYOSO, DINA H.;SIGNING DATES FROM 20100312 TO 20100317;REEL/FRAME:024148/0115 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024915/0759 Effective date: 20100506 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024915/0777 Effective date: 20100506 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024933/0340 Effective date: 20100506 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024933/0316 Effective date: 20100506 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424 Effective date: 20130521 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266 Effective date: 20131101 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUTOR, INC., TEXAS Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:033134/0489 Effective date: 20140505 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:033134/0503 Effective date: 20140505 |
|
AS | Assignment |
Owner name: INVENSAS CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:033093/0213 Effective date: 20140507 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0866 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0027 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037357/0194 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037357/0120 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: ROYAL BANK OF CANADA, AS COLLATERAL AGENT, CANADA Free format text: SECURITY INTEREST;ASSIGNORS:INVENSAS CORPORATION;TESSERA, INC.;TESSERA ADVANCED TECHNOLOGIES, INC.;AND OTHERS;REEL/FRAME:040797/0001 Effective date: 20161201 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:041114/0044 Effective date: 20170117 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536 Effective date: 20151207 |
|
AS | Assignment |
Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001 Effective date: 20190217 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:053547/0421 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., NORTH CAROLINA Free format text: SECURITY INTEREST;ASSIGNORS:ROVI SOLUTIONS CORPORATION;ROVI TECHNOLOGIES CORPORATION;ROVI GUIDES, INC.;AND OTHERS;REEL/FRAME:053468/0001 Effective date: 20200601 |
|
AS | Assignment |
Owner name: FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS), CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 Owner name: DTS, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 Owner name: INVENSAS CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 Owner name: DTS LLC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 Owner name: TESSERA, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 Owner name: TESSERA ADVANCED TECHNOLOGIES, INC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 Owner name: PHORUS, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 Owner name: INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.), CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 Owner name: IBIQUITY DIGITAL CORPORATION, MARYLAND Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:ROYAL BANK OF CANADA;REEL/FRAME:052920/0001 Effective date: 20200601 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |