US20110089525A1 - Manufacturing method for semiconductor device and semiconductor device - Google Patents
Manufacturing method for semiconductor device and semiconductor device Download PDFInfo
- Publication number
- US20110089525A1 US20110089525A1 US12/926,905 US92690510A US2011089525A1 US 20110089525 A1 US20110089525 A1 US 20110089525A1 US 92690510 A US92690510 A US 92690510A US 2011089525 A1 US2011089525 A1 US 2011089525A1
- Authority
- US
- United States
- Prior art keywords
- sti
- film
- semiconductor substrate
- insulation film
- etching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 44
- 238000004519 manufacturing process Methods 0.000 title description 5
- 239000000758 substrate Substances 0.000 claims abstract description 34
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 claims description 22
- 230000000994 depressogenic effect Effects 0.000 claims description 2
- 238000009413 insulation Methods 0.000 abstract description 26
- 238000005530 etching Methods 0.000 description 31
- 238000000034 method Methods 0.000 description 17
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 15
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 13
- 239000000463 material Substances 0.000 description 11
- 238000001020 plasma etching Methods 0.000 description 10
- 239000010410 layer Substances 0.000 description 9
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 9
- 229920005591 polysilicon Polymers 0.000 description 9
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 6
- 239000012535 impurity Substances 0.000 description 5
- 239000011229 interlayer Substances 0.000 description 4
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 4
- DDFHBQSCUXNBSA-UHFFFAOYSA-N 5-(5-carboxythiophen-2-yl)thiophene-2-carboxylic acid Chemical compound S1C(C(=O)O)=CC=C1C1=CC=C(C(O)=O)S1 DDFHBQSCUXNBSA-UHFFFAOYSA-N 0.000 description 3
- LDDQLRUQCUTJBB-UHFFFAOYSA-N ammonium fluoride Chemical compound [NH4+].[F-] LDDQLRUQCUTJBB-UHFFFAOYSA-N 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 238000002156 mixing Methods 0.000 description 3
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 239000000428 dust Substances 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 238000007493 shaping process Methods 0.000 description 2
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
Definitions
- the present invention relates to a manufacturing method for a semiconductor device, for example, using STI (Shallow Trench Isolation) for element isolation.
- STI Shallow Trench Isolation
- STI has been used as an element isolation technique for improvement of device performance, such as miniaturization and higher performance.
- STI is formed in the following way.
- a shallow trench is formed on a semiconductor substrate using a mask material such as a SiN film by RIE (Reactive Ion Etching) method.
- RIE Reactive Ion Etching
- an insulating material is embedded in the trench using HDP-CVD (High Density Plasma-Chemical Vapor Deposition) method
- the trench is flattened using CMP (Chemical Mechanical Polishing) method.
- the mask material is selectively removed using hot phosphoric acid (H 3 PO 4 ) solution to form STI.
- H 3 PO 4 hot phosphoric acid
- a gate electrode material such as a polysilicon film and a gate side wall material such as a TEOS (Tetra Ethoxy Silane) film, a BSG film (boron-doped oxide film) and an SiN film are deposited and patterned to form a gate electrode.
- a gate electrode material such as a polysilicon film and a gate side wall material such as a TEOS (Tetra Ethoxy Silane) film, a BSG film (boron-doped oxide film) and an SiN film are deposited and patterned to form a gate electrode.
- TEOS Tetra Ethoxy Silane
- BSG film boron-doped oxide film
- SiN film silicon-doped oxide film
- a semiconductor device including an active area formed on a semiconductor substrate, and a STI which isolates the active area and has an upper face protruding to a height of 22 to 50 nm from a surface of the semiconductor substrate and a side face having a taper of a minimum taper angle of 90° or more.
- FIG. 1 is a sectional view of MOSFET cell in a semiconductor device according to an aspect of the present invention
- FIG. 2 is a view illustrating a taper angle of a STI side face according to an aspect of the present invention
- FIGS. 3A to 3E are views illustrating a manufacturing process of a MOSFET cell according to an aspect of the present invention.
- FIG. 4 is a view illustrating a side face shape of STI according to an aspect of the present invention.
- FIG. 5 is a view illustrating a relationship between a STI height and a required half-etching amount according to an aspect of the present invention.
- FIG. 1 is a sectional view of MOSFET cell formed by a manufacturing method for a semiconductor device according to the present embodiment.
- a semiconductor substrate w such as a bulk Si substrate, a SOI (Silicon On Insulator) substrate, is used and the semiconductor substrate w is element-isolated by a STI 11 .
- the STI 11 is formed from, for example, a thermal oxide film 11 a/a TEOS film 11 b .
- a top face of the TEOS film 11 b is protruding from a surface of the semiconductor substrate w and, on the side face of a protruding portion of the TEOS film lib, a taper 11 c is formed.
- the taper 11 c is shaped so that the taper angle ⁇ is 90° or more. Specifically, a minimum taper angle is 90° or more.
- An end portion of the taper 11 in contact with the semiconductor substrate w is depressed from the surface of the semiconductor substrate w.
- an active area 12 having source-drain regions and an LDD (Lightly Doped Drain) regions formed so as to sandwich a channel region in a well.
- a gate electrode 13 including a polysilicon layer 13 b formed on a gate insulation film 13 a and a silicide layer (not illustrated) formed on the surface of the gate electrode 13 .
- the gate electrode 13 has gate side walls including insulation films such as a TEOS film 14 a and a SiN film 14 b.
- an interlayer film 15 is formed and the source-drain regions and the gate electrode 13 are connected, through contacts 16 formed so as to penetrate through the interlayer film 15 , to an upper-layer wiring 17 and an electrode (not illustrated) to configure MOSFET.
- Such a semiconductor device is formed in the following way.
- a SiN film 21 is formed in thickness of, for example, 150 nm on the semiconductor substrate w using LPCVD (Low Pressure Chemical vapor Deposition) method.
- a resist film is applied onto the SiN film 21 and a resist pattern is formed using the lithographic technique.
- the SiN film 21 is etched using the RIE (Reactive Ion Etching). Further, a STI trench 22 is formed when the semiconductor substrate w is etched down, for example, 300 nm, and the resist pattern is removed. In this state, the STI trench 22 has a little inclination, that is, a taper having an angle of less than 90° resulting from machinability of RIE.
- RIE Reactive Ion Etching
- the STI trench 22 is embedded when the thermal oxide film 11 a is formed in the STI trench 22 , and a TEOS film 23 is deposited.
- CMP Chemical Mechanical Polishing
- flattening is performed with the SiN film 21 as a stopper.
- the SiN film 21 has a taper having an angle of less than 90° at an interface to the TEOS film 23 .
- a top portion of the SiN film 21 is selectively etched (half-etched) by hot phosphoric acid solution.
- a height of the STI for example, to 30 nm, an amount of 30 nm or more is removed (a SiN film 21 ′ remains), a part of the side face of the TEOS film 23 is exposed.
- a half-etching amount can be controlled by controlling an etching period.
- the TEOS film 23 is isotropically wet etched, for example, by about 30 nm (TEOS film 23 ′), using buffered hydrofluoric acid (BFH) prepared by blending hydrofluoric acid (HF) with ammonium fluoride (NH 4 F).
- BBH buffered hydrofluoric acid
- HF hydrofluoric acid
- NH 4 F ammonium fluoride
- the remaining TEOS film 23 ′ is isotropically wet etched, for example, by about 15 nm, using buffered hydrofluoric acid (BFH) solution prepared by blending hydrofluoric acid (HF) with ammonium fluoride (NH 4 F).
- BBH buffered hydrofluoric acid
- HF hydrofluoric acid
- NH 4 F ammonium fluoride
- a shoulder portion 11 d of the STI is chamfered by shaping and becomes averagely smoother (as shown by a dotted line B) than the case of no shaping (as shown by a dotted line A).
- a portion having a taper angle of less than 90° the portion becomes shaded during RIE and etching residues generated during processing of a gate electrode and a gate side wall remain.
- the taper angle of the TEOS film 23 ′′ is controlled to be 90° or more.
- Impurities are doped in the semiconductor substrate w to form an impurity diffusion region which is a P-type or N-type well channel region on the surface side of the semiconductor substrate w.
- an insulation film for a gate insulation film 13 a is formed in the thickness of, for example, 1.3 nm.
- a polysilicon film for a polysilicon layer 13 b constituting the gate electrode 13 is formed in the thickness of, for example, 150 nm, using LPCVD method.
- a resist film is applied onto a polysilicon film and a resist pattern is formed using the lithographic method.
- the polysilicon film is etched using the RIE method with the resist pattern as a mask. After etching, the resist pattern is removed to form the polysilicon layer 13 b constituting a gate electrode 13 .
- the exposed insulation film is wholly removed by wet etching to form the gate electrode 13 .
- Impurities are doped in the well to form a shallow impurity diffusion region.
- a SiN film is formed in the thickness of, for example, 20 nm.
- the SiN film is etched back until the polysilicon layer 13 b is exposed.
- a gate side wall including the TEOS film 14 a and the SiN film 14 b is formed beside the gate electrode 13 .
- Impurities are doped in the well to form the active area 12 having a source-drain region and a LDD region.
- the interlayer film 15 is formed.
- the contact 16 is formed so as to penetrate through the interlayer film 15 .
- the upper-layer wiring 17 and an electrode are formed, and a MOSFET cell as illustrated in FIG. 1 is fabricated.
- half etching using hot phosphoric acid used for removing a SiN film at the postprocess can be implemented, and a process can be easily added.
- FIG. 5 illustrates a relationship between a STI height when a taper angle of a SiN film is changed and a half-etching amount required to prevent generation of a constricted portion.
- the generation of a constricted portion depends upon a half-etching amount of the SiN film, a height of STI to be formed (a gap relative to a substrate surface), and a taper angle of the SiN film. Specifically, as a taper angle of the SiN film is smaller and the height of STI is higher, a constricted portion tends to occur more often, so that a required half-etching amount increases.
- a required half-etching amount is approximately 40 nm.
- the height of STI is less than 22 nm, generation of a constricted portion (a portion having a taper angle of less than 90°) can be inhibited without half etching.
- the half-etching amount is less than 30 nm, dependence of generation of a constricted portion upon a half-etching amount is inhibited without depending upon a taper angle.
- the half-etching amount of the SiN film is adjusted as needed, thus obtaining good STI side surface shape.
- a height of STI required for device properties is 22 nm or more, more preferably 30 nm or more and a taper angle of SiN is 74° to 90° which is to be processed in ordinary RIE, it is sufficient to control the half-etching amount to be 30 nm or more.
- the height of STI is equal to or less than the thickness of the SiN film used as a mask. Accordingly, formation of a SiN film is required so as to obtain a film thickness in view of the half-etching amount.
- the SiN film thickness is approximately 150 nm which is a mask film thickness in the ordinary process
- the height of STI is preferably 50 nm or less to ensure adequate amount of half etching, thus improving shape controllability.
- the SiN film is half-etched using hot phosphoric acid, which is not specially limited thereto, provided that a selective ratio of the SiN film to an insulation film such as a TEOS film embedded in the STI can be determined.
- the half etching can employ CDE (Chemical Dry Etching) using CF 4 , N 2 , or C 2 .
- an etching selection ratio of SiN to TEOS is approximately 2:1 and the TEOS film is etched concurrently with the half etching of the SiN film, but it is sufficient to adjust the etching amount of the TEOS film in the wet etching by BHF at the postprocess.
- etching speed and selective ratio change from those in the use of hot phosphoric acid and therefore the shoulder portion of STI is etched a little more and a taper angle of STI shape becomes larger than the present embodiment.
- the shape is controlled using buffered hydrofluoric acid (BFH) prepared by blending hydrofluoric acid (HF) with ammonium fluoride (NH 4 F).
- BBH buffered hydrofluoric acid
- HF hydrofluoric acid
- NH 4 F ammonium fluoride
- the SiN film is used as a mask material.
- a mask material is not particularly limited.
- a material such as silicon carbide can be used.
- shape control of the side surface of the STI can be implemented by etching under such a condition where a selective ratio of the mask material to a component material of the STI can be determined.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Element Separation (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Semiconductor Memories (AREA)
- Thin Film Transistor (AREA)
Abstract
A trench is formed on a semiconductor substrate with a first insulation film patterned on the semiconductor substrate as a mask; a second insulation film is embedded in the trench and flattened; an upper portion of the first insulation film is selectively removed, and a part of a side face of the second insulation film is exposed; a part of the second insulation film is isotropically removed; a lower portion of the remaining first insulation film is selectively removed; and then a part of the remaining second insulation film is further isotropically removed so that an upper face of the second insulation film is at a predetermined height from a surface of the semiconductor substrate, a taper having a minimum taper angle of 90° or more is formed on the side face of the second insulation film, and a STI is formed.
Description
- This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2008-16207 filed on Jan. 28, 2008, the entire contents of which are incorporated herein by reference.
- The present invention relates to a manufacturing method for a semiconductor device, for example, using STI (Shallow Trench Isolation) for element isolation.
- In recent years, with requirements of miniaturization and high functionality of electronic devices, STI has been used as an element isolation technique for improvement of device performance, such as miniaturization and higher performance.
- Generally, STI is formed in the following way. First, a shallow trench is formed on a semiconductor substrate using a mask material such as a SiN film by RIE (Reactive Ion Etching) method. After an insulating material is embedded in the trench using HDP-CVD (High Density Plasma-Chemical Vapor Deposition) method, the trench is flattened using CMP (Chemical Mechanical Polishing) method. In addition, the mask material is selectively removed using hot phosphoric acid (H3PO4) solution to form STI. At this time, there is a height difference corresponding to the mask material between a formed STI surface and a semiconductor substrate surface.
- Next, on the semiconductor substrate including the STI, a gate electrode material such as a polysilicon film and a gate side wall material such as a TEOS (Tetra Ethoxy Silane) film, a BSG film (boron-doped oxide film) and an SiN film are deposited and patterned to form a gate electrode. At this time, such materials remain on a STI side face at the height difference portion, which causes a low yield due to dust generation.
- Accordingly, there has been known a method for forming a side face (height difference) of a protruding STI into a forward tapered shape to inhibit generation of etching residues during processing of a gate electrode or a gate side wall, as disclosed in claim 1 and a paragraph [0019] of Japanese Patent Application Laid-Open No. 2000-21967. However, processing of STI after removal of a mask material causes damage to a semiconductor substrate so that gate leak due to a crystalline defect may occur. Further, by only chamfering the side face, residues cannot be effectively removed.
- According to an aspect of the present invention, there is provided a manufacturing method for a semiconductor device including: forming a trench on a semiconductor substrate with a first insulation film patterned on the semiconductor substrate as a mask; embedding a second insulation film in the trench; selectively removing an upper portion of the first insulation film to expose a part of a side face of the second insulation film; isotropically removing a part of the second insulation film; selectively removing a lower portion of the remaining first insulation film; further isotropically removing a part of the remaining second insulation film so that an upper face of the second insulation film is at a predetermined height from a surface of the semiconductor substrate, a taper having a minimum taper angle of 90° or more is formed on the side face of the second insulation film, and a STI is formed.
- According to an aspect of the present invention, there is provided a semiconductor device including an active area formed on a semiconductor substrate, and a STI which isolates the active area and has an upper face protruding to a height of 22 to 50 nm from a surface of the semiconductor substrate and a side face having a taper of a minimum taper angle of 90° or more.
-
FIG. 1 is a sectional view of MOSFET cell in a semiconductor device according to an aspect of the present invention; -
FIG. 2 is a view illustrating a taper angle of a STI side face according to an aspect of the present invention; -
FIGS. 3A to 3E are views illustrating a manufacturing process of a MOSFET cell according to an aspect of the present invention; -
FIG. 4 is a view illustrating a side face shape of STI according to an aspect of the present invention; and -
FIG. 5 is a view illustrating a relationship between a STI height and a required half-etching amount according to an aspect of the present invention. - Reference will now be made in detail to the present embodiment of the invention, an example of which is illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawing to refer to the same or like parts.
-
FIG. 1 is a sectional view of MOSFET cell formed by a manufacturing method for a semiconductor device according to the present embodiment. As illustrated inFIG. 1 , for example, as a semiconductor substrate, a semiconductor substrate w, such as a bulk Si substrate, a SOI (Silicon On Insulator) substrate, is used and the semiconductor substrate w is element-isolated by aSTI 11. - The STI 11 is formed from, for example, a
thermal oxide film 11 a/aTEOS film 11 b. A top face of the TEOSfilm 11 b is protruding from a surface of the semiconductor substrate w and, on the side face of a protruding portion of the TEOS film lib, ataper 11 c is formed. As illustrated inFIG. 2 , when an angle between a tangential line at an arbitrary point of the side surface of theSTI 11 and a surface of the semiconductor substrate w is taken as a taper angle θ in a cross section of theSTI 11, thetaper 11 c is shaped so that the taper angle θ is 90° or more. Specifically, a minimum taper angle is 90° or more. An end portion of thetaper 11 in contact with the semiconductor substrate w is depressed from the surface of the semiconductor substrate w. - In a region element-isolated by the
STI 11, there is formed anactive area 12 having source-drain regions and an LDD (Lightly Doped Drain) regions formed so as to sandwich a channel region in a well. On theactive area 12, there is formed agate electrode 13 including apolysilicon layer 13 b formed on agate insulation film 13 a and a silicide layer (not illustrated) formed on the surface of thegate electrode 13. Thegate electrode 13 has gate side walls including insulation films such as a TEOSfilm 14 a and a SiNfilm 14 b. - On these layers, an
interlayer film 15 is formed and the source-drain regions and thegate electrode 13 are connected, throughcontacts 16 formed so as to penetrate through theinterlayer film 15, to an upper-layer wiring 17 and an electrode (not illustrated) to configure MOSFET. - Such a semiconductor device is formed in the following way. First, as illustrated on a partial sectional view of a STI formation region in
FIG. 3A , aSiN film 21 is formed in thickness of, for example, 150 nm on the semiconductor substrate w using LPCVD (Low Pressure Chemical vapor Deposition) method. A resist film is applied onto the SiNfilm 21 and a resist pattern is formed using the lithographic technique. - With the resist pattern as a mask, the SiN
film 21 is etched using the RIE (Reactive Ion Etching). Further, aSTI trench 22 is formed when the semiconductor substrate w is etched down, for example, 300 nm, and the resist pattern is removed. In this state, the STItrench 22 has a little inclination, that is, a taper having an angle of less than 90° resulting from machinability of RIE. - As illustrated in
FIG. 3B , theSTI trench 22 is embedded when thethermal oxide film 11 a is formed in theSTI trench 22, and a TEOSfilm 23 is deposited. Using CMP (Chemical Mechanical Polishing) method, flattening is performed with the SiNfilm 21 as a stopper. The SiNfilm 21 has a taper having an angle of less than 90° at an interface to the TEOSfilm 23. - As illustrated in
FIG. 3C , a top portion of the SiNfilm 21 is selectively etched (half-etched) by hot phosphoric acid solution. To control a height of the STI, for example, to 30 nm, an amount of 30 nm or more is removed (aSiN film 21′ remains), a part of the side face of the TEOSfilm 23 is exposed. A half-etching amount can be controlled by controlling an etching period. - As illustrated in
FIG. 3D , the TEOSfilm 23 is isotropically wet etched, for example, by about 30 nm (TEOS film 23′), using buffered hydrofluoric acid (BFH) prepared by blending hydrofluoric acid (HF) with ammonium fluoride (NH4F). Alower portion 21′ of the remaining SiNfilm 21 is selectively etched to be wholly peeled off. - As illustrated in
FIG. 3E , theremaining TEOS film 23′ is isotropically wet etched, for example, by about 15 nm, using buffered hydrofluoric acid (BFH) solution prepared by blending hydrofluoric acid (HF) with ammonium fluoride (NH4F). By the wet etching, theSTI 11 is shaped so that the upper face of the TEOSfilm 23″ is in a state protruding to a height of, for example, 30 nm from a surface of the semiconductor substrate w and a taper angle θ of the side surface of the TEOSfilm 23″ is 90° or more. - In this state, for example, as illustrated in
FIG. 4 , ashoulder portion 11 d of the STI is chamfered by shaping and becomes averagely smoother (as shown by a dotted line B) than the case of no shaping (as shown by a dotted line A). However, where there is a portion having a taper angle of less than 90° (aconstricted portion 11 e), the portion becomes shaded during RIE and etching residues generated during processing of a gate electrode and a gate side wall remain. By adjusting a half-etching amount of the SiNfilm 21 as needed, the taper angle of the TEOSfilm 23″ is controlled to be 90° or more. - Impurities are doped in the semiconductor substrate w to form an impurity diffusion region which is a P-type or N-type well channel region on the surface side of the semiconductor substrate w. After the surface of the semiconductor substrate w is preprocessed, an insulation film for a
gate insulation film 13 a is formed in the thickness of, for example, 1.3 nm. On the insulation film, a polysilicon film for apolysilicon layer 13 b constituting thegate electrode 13 is formed in the thickness of, for example, 150 nm, using LPCVD method. - A resist film is applied onto a polysilicon film and a resist pattern is formed using the lithographic method. The polysilicon film is etched using the RIE method with the resist pattern as a mask. After etching, the resist pattern is removed to form the
polysilicon layer 13 b constituting agate electrode 13. The exposed insulation film is wholly removed by wet etching to form thegate electrode 13. - Impurities are doped in the well to form a shallow impurity diffusion region. After the TEOS film is formed in the thickness of, for example, 20 nm using LPCVD method, a SiN film is formed in the thickness of, for example, 20 nm. Using RIE method, the SiN film is etched back until the
polysilicon layer 13 b is exposed. As described above, a gate side wall including theTEOS film 14 a and theSiN film 14 b is formed beside thegate electrode 13. - Impurities are doped in the well to form the
active area 12 having a source-drain region and a LDD region. After the source-drain region and a surface of thepolysilicon layer 13 b are salicided, theinterlayer film 15 is formed. Thecontact 16 is formed so as to penetrate through theinterlayer film 15. In addition, the upper-layer wiring 17 and an electrode (not illustrated) are formed, and a MOSFET cell as illustrated inFIG. 1 is fabricated. - By half etching the
SiN film 21 in the MOSFET cell formed in this way, lower yield caused by dust generation resulting from etching residues can be inhibited without generation of etching residues to a STI side surface during processing of a gate electrode or gate side walls. In addition, damage to the semiconductor substrate w can be inhibited during tapering, thus obtaining satisfactory element characteristics. - Further, half etching using hot phosphoric acid used for removing a SiN film at the postprocess can be implemented, and a process can be easily added.
- As described above, by only etching the STI side surface, a good side surface shape cannot be obtained and drawbacks such as generation of a constricted portion occur.
FIG. 5 illustrates a relationship between a STI height when a taper angle of a SiN film is changed and a half-etching amount required to prevent generation of a constricted portion. As illustrated inFIG. 5 , the generation of a constricted portion depends upon a half-etching amount of the SiN film, a height of STI to be formed (a gap relative to a substrate surface), and a taper angle of the SiN film. Specifically, as a taper angle of the SiN film is smaller and the height of STI is higher, a constricted portion tends to occur more often, so that a required half-etching amount increases. - For example, in a case where a taper angle of the SiN film is 78°, when a height of STI is 35 nm, a required half-etching amount is approximately 40 nm. When the height of STI is less than 22 nm, generation of a constricted portion (a portion having a taper angle of less than 90°) can be inhibited without half etching. On the other hand, when the half-etching amount is less than 30 nm, dependence of generation of a constricted portion upon a half-etching amount is inhibited without depending upon a taper angle.
- Accordingly, by the previously designed STI height and a taper angle of the SiN film changing with a process, the half-etching amount of the SiN film is adjusted as needed, thus obtaining good STI side surface shape. For example, when a height of STI required for device properties is 22 nm or more, more preferably 30 nm or more and a taper angle of SiN is 74° to 90° which is to be processed in ordinary RIE, it is sufficient to control the half-etching amount to be 30 nm or more.
- Since tapering is performed by an isotropical etching manner, the height of STI is equal to or less than the thickness of the SiN film used as a mask. Accordingly, formation of a SiN film is required so as to obtain a film thickness in view of the half-etching amount. On the contrary, when the SiN film thickness is approximately 150 nm which is a mask film thickness in the ordinary process, the height of STI is preferably 50 nm or less to ensure adequate amount of half etching, thus improving shape controllability.
- In the present embodiment, the SiN film is half-etched using hot phosphoric acid, which is not specially limited thereto, provided that a selective ratio of the SiN film to an insulation film such as a TEOS film embedded in the STI can be determined. For example, the half etching can employ CDE (Chemical Dry Etching) using CF4, N2, or C2.
- In this case, an etching selection ratio of SiN to TEOS (SiO2) is approximately 2:1 and the TEOS film is etched concurrently with the half etching of the SiN film, but it is sufficient to adjust the etching amount of the TEOS film in the wet etching by BHF at the postprocess. In the use of CDE, etching speed and selective ratio change from those in the use of hot phosphoric acid and therefore the shoulder portion of STI is etched a little more and a taper angle of STI shape becomes larger than the present embodiment. When the CDE is used, since an etching process is a dry process, the endpoint of half etching can be easily controlled.
- In the present embodiment, after the remaining
lower portion 21′ of the SiN film is wholly removed by hot phosphoric acid, the shape is controlled using buffered hydrofluoric acid (BFH) prepared by blending hydrofluoric acid (HF) with ammonium fluoride (NH4F). The shape control of the side surface of STI may be implemented in fluorine pretreatment in forming a gate insulation film at the postprocess. - In the present embodiment, the SiN film is used as a mask material. However, a mask material is not particularly limited. For example, a material such as silicon carbide can be used. In that case, similarly, shape control of the side surface of the STI can be implemented by etching under such a condition where a selective ratio of the mask material to a component material of the STI can be determined.
- Other embodiments of the invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.
Claims (6)
1.-15. (canceled)
16. A semiconductor device comprising:
an active area formed on a semiconductor substrate and
a STI isolating the active area, the STI having an upper face protruding to a height of 22 to 50 nm from a surface of the semiconductor substrate, and the STI having a taper of a minimum taper angle of 90° or more on a side face of STI.
17. The semiconductor device according to claim 16 , wherein the STI protrudes to a height of 30 to 50 nm from the surface of the semiconductor substrate.
18. The semiconductor device according to claim 16 , wherein the STI includes a TEOS film.
19. The semiconductor device according to claim 16 , wherein a gate electrode and a side wall of the gate electrode are formed in the active area.
20. The semiconductor device according to claim 16 , wherein an end portion of the taper in contact with the semiconductor substrate is depressed from a surface of the semiconductor substrate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/926,905 US20110089525A1 (en) | 2008-01-28 | 2010-12-16 | Manufacturing method for semiconductor device and semiconductor device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008016207A JP5288814B2 (en) | 2008-01-28 | 2008-01-28 | Manufacturing method of semiconductor device |
JP2008-016207 | 2008-01-28 | ||
US12/359,635 US7875527B2 (en) | 2008-01-28 | 2009-01-26 | Manufacturing method for semiconductor device and semiconductor device |
US12/926,905 US20110089525A1 (en) | 2008-01-28 | 2010-12-16 | Manufacturing method for semiconductor device and semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/359,635 Division US7875527B2 (en) | 2008-01-28 | 2009-01-26 | Manufacturing method for semiconductor device and semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110089525A1 true US20110089525A1 (en) | 2011-04-21 |
Family
ID=40997482
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/359,635 Active 2029-06-15 US7875527B2 (en) | 2008-01-28 | 2009-01-26 | Manufacturing method for semiconductor device and semiconductor device |
US12/926,905 Abandoned US20110089525A1 (en) | 2008-01-28 | 2010-12-16 | Manufacturing method for semiconductor device and semiconductor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/359,635 Active 2029-06-15 US7875527B2 (en) | 2008-01-28 | 2009-01-26 | Manufacturing method for semiconductor device and semiconductor device |
Country Status (2)
Country | Link |
---|---|
US (2) | US7875527B2 (en) |
JP (1) | JP5288814B2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104392955A (en) * | 2014-11-19 | 2015-03-04 | 上海华力微电子有限公司 | Method for improving SiC stress property of shallow trench isolation edge |
JP2019169581A (en) * | 2018-03-23 | 2019-10-03 | 株式会社東芝 | Method for manufacturing semiconductor device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5981356A (en) * | 1997-07-28 | 1999-11-09 | Integrated Device Technology, Inc. | Isolation trenches with protected corners |
US6750117B1 (en) * | 2002-12-23 | 2004-06-15 | Macronix International Co., Ltd. | Shallow trench isolation process |
US6962856B2 (en) * | 2002-07-19 | 2005-11-08 | Hynix Semiconductor, Inc. | Method for forming device isolation film of semiconductor device |
US20070066074A1 (en) * | 2005-09-19 | 2007-03-22 | Nace Rossi | Shallow trench isolation structures and a method for forming shallow trench isolation structures |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000021967A (en) | 1998-06-30 | 2000-01-21 | Sony Corp | Semiconductor device and manufacture thereof |
JP2002124563A (en) * | 2001-09-03 | 2002-04-26 | Toshiba Corp | Semiconductor device |
US6828212B2 (en) * | 2002-10-22 | 2004-12-07 | Atmel Corporation | Method of forming shallow trench isolation structure in a semiconductor device |
US7091105B2 (en) * | 2002-10-28 | 2006-08-15 | Hynix Semiconductor Inc. | Method of forming isolation films in semiconductor devices |
JP2004363486A (en) * | 2003-06-06 | 2004-12-24 | Renesas Technology Corp | Semiconductor device with trench isolation and its manufacturing method |
-
2008
- 2008-01-28 JP JP2008016207A patent/JP5288814B2/en active Active
-
2009
- 2009-01-26 US US12/359,635 patent/US7875527B2/en active Active
-
2010
- 2010-12-16 US US12/926,905 patent/US20110089525A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5981356A (en) * | 1997-07-28 | 1999-11-09 | Integrated Device Technology, Inc. | Isolation trenches with protected corners |
US6962856B2 (en) * | 2002-07-19 | 2005-11-08 | Hynix Semiconductor, Inc. | Method for forming device isolation film of semiconductor device |
US6750117B1 (en) * | 2002-12-23 | 2004-06-15 | Macronix International Co., Ltd. | Shallow trench isolation process |
US20070066074A1 (en) * | 2005-09-19 | 2007-03-22 | Nace Rossi | Shallow trench isolation structures and a method for forming shallow trench isolation structures |
US20080057672A1 (en) * | 2005-09-19 | 2008-03-06 | Agere Systems Inc. | Shallow Trench Isolation Structures and a Method for Forming Shallow Trench Isolation Structures |
Also Published As
Publication number | Publication date |
---|---|
US7875527B2 (en) | 2011-01-25 |
US20090212387A1 (en) | 2009-08-27 |
JP2009177063A (en) | 2009-08-06 |
JP5288814B2 (en) | 2013-09-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100338767B1 (en) | Trench Isolation structure and semiconductor device having the same, trench isolation method | |
US5387540A (en) | Method of forming trench isolation structure in an integrated circuit | |
US7696045B2 (en) | Method of manufacturing semiconductor device | |
US7749829B2 (en) | Step height reduction between SOI and EPI for DSO and BOS integration | |
US6468877B1 (en) | Method to form an air-gap under the edges of a gate electrode by using disposable spacer/liner | |
US9245965B2 (en) | Uniform finFET gate height | |
WO2005106949A1 (en) | Semiconductor manufacturing method and semiconductor device | |
JPH09129721A (en) | Manufacture of semiconductor device | |
US20090096055A1 (en) | Method to form cmos circuits with sub 50nm sti structures using selective epitaxial silicon post sti etch | |
US9136329B2 (en) | Semiconductor structure with dielectric-sealed doped region | |
US6627515B1 (en) | Method of fabricating a non-floating body device with enhanced performance | |
US20080217702A1 (en) | Semiconductor device and method of fabricating isolation region | |
JP2007281280A (en) | Semiconductor device, and its manufacturing method | |
US8415749B2 (en) | Semiconductor structure with dielectric-sealed doped region | |
US7148120B2 (en) | Method of forming improved rounded corners in STI features | |
US6696348B1 (en) | Wide neck shallow trench isolation region to prevent strain relaxation at shallow trench isolation region edges | |
JP2008010724A (en) | Semiconductor device, and its manufacturing method | |
US7875527B2 (en) | Manufacturing method for semiconductor device and semiconductor device | |
US6784075B2 (en) | Method of forming shallow trench isolation with silicon oxynitride barrier film | |
US11114331B2 (en) | Method for fabricating shallow trench isolation | |
US6444539B1 (en) | Method for producing a shallow trench isolation filled with thermal oxide | |
KR100839894B1 (en) | Semiconductor device and fabrication method therefor | |
US6707099B2 (en) | Semiconductor device and manufacturing method thereof | |
US6603174B2 (en) | Semiconductor device and manufacturing method thereof | |
KR101026474B1 (en) | Method for forming isolation layer of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |