US20100328126A1 - Digital to analog converter - Google Patents
Digital to analog converter Download PDFInfo
- Publication number
- US20100328126A1 US20100328126A1 US12/491,421 US49142109A US2010328126A1 US 20100328126 A1 US20100328126 A1 US 20100328126A1 US 49142109 A US49142109 A US 49142109A US 2010328126 A1 US2010328126 A1 US 2010328126A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- switch
- output terminal
- input signal
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
- H03M1/76—Simultaneous conversion using switching tree
Definitions
- the invention relates to a digital to analog converter, and more particularly to a digital to analog converter with reduced number of switches.
- Digital to analog converters are widely used in mixed-mode systems where the converter acts as an interface between the digital signal processing and analog signal processing components of mixed-mode systems.
- FIG. 1 is a circuit diagram of a conventional 2 3 -to-2 digital to analog converter.
- the converter is controlled by a 3-bits input signal, and the output voltages V 0 and V 1 are determined according to the input signal.
- the converter requires 3 ⁇ 2 3 +2 3 switches for implementation.
- a conventional 2 N -to-2 digital to analog converter requires N ⁇ 2 N +2 N switches for implementation. If N is 10, the number of digital to analog converters is large and the layout area accordingly is large.
- FIG. 7 is a schematic diagram of a general architecture of a two stage N to 1 digital to analog converter.
- the two stage digital to analog converter comprises a first digital to analog converter (DAC) 71 controlled by (n ⁇ 2) bits and a second stage with four switches controlled by the LSB (least significant bit) 2 bits.
- the DAC 71 outputs two voltages according to the most (n ⁇ 2) bits, and then LSB 2 bits control the four switches to output the output voltage Vout. Since the traditional architecture DAC 71 requires a large number of switches and this occupies large layout area. Therefore, the present innovation provides architecture of the DAC 71 that requires fewer switches.
- DAC digital to analog converter
- the DAC is controlled by an n-bits input signal and comprises a reference voltage circuit, a first switch array, a second switch array and a switch circuit.
- the reference voltage circuit generates (2 n +1) reference voltages.
- the first switch array receives and outputs 2 n selected reference voltages among the (2 n +1) reference voltages according to the first bit of input signal.
- the second switch array receives the 2 n selected reference voltages and outputting a first voltage of the selected reference voltages via a first output terminal and a second voltage of the selected reference voltages via a second output terminal according to the bits of input signal except for the first bit, wherein all (2 i +1)th reference voltages are directly transmitted to the second switch array, and (2i+1) is the odd number between 0 and 2 n .
- the switch circuit outputs the first voltage and the second voltage.
- the digital to analog converter is controlled by an n-bits input signal and comprises a first output terminal, a second output terminal, a reference voltage circuit, a first digital to analog converting unit, a second digital to analog converting unit.
- the reference voltage circuit generates (2 n +1) reference voltages.
- the first digital to analog converting unit receives (2i+1)th reference voltages and outputs a first voltage, wherein (2i+1) is the odd number between 0 and 2 n .
- the second digital to analog converting unit receives the (2i)th reference voltages and output a second voltage, wherein 2i is the even number between 0 and 2 n .
- the first digital to analog converting unit is controlled by the n-bits input signal except for a first bit of the n-bits input signal.
- FIG. 1 is a circuit diagram of a conventional 2 3 -to-2 digital to analog converter.
- FIG. 2 is a schematic diagram of an embodiment of a digital-to-analog converter according to the invention.
- FIG. 3 is a schematic diagram of another embodiment of digital-to-analog converter according to the invention.
- FIG. 4 is a schematic diagram of an embodiment of switch circuit according to the invention.
- FIG. 5 is a schematic diagram of another embodiment of digital-to-analog converter according to the invention.
- FIG. 6 is a schematic diagram of another embodiment of digital-to-analog converter according to the invention.
- FIG. 7 is a schematic diagram of a general architecture of a two stage N to 1 digital to analog converter.
- FIG. 2 is a schematic diagram of an embodiment of a digital-to-analog converter according to the invention.
- the converter comprises a first digital to analog converting unit 21 , a reference voltage generator 24 , a second digital to analog converting unit 22 , and a switch circuit 23 .
- the first digital to analog converting unit 21 and the second digital to analog converting unit 22 are controlled by a input signal Si.
- the embodiment of FIG. 3 is illustrated using a 2 3 -to-2 digital to analog converter, however, the invention is not limited thereto.
- the first digital to analog converting unit 21 receives the reference voltages Vr 7 , Vr 5 , Vr 3 , and Vr 1 and outputs a selected voltage Vx according to a input signal Sc.
- the second digital to analog converting unit 22 receives the reference voltages Vr 8 , Vr 6 , Vr 4 , Vr 2 and Vr 0 and outputs a selected voltage V Y according to the input signal Sc.
- the input signal Sc comprises three bits, b 0 , b 1 and b 2 .
- the switch circuit 23 outputs two voltages V 0 and V 1 .
- the voltage V 0 is the selected voltage Vx
- the voltage V 1 is the selected voltage V Y
- the voltage V 1 is the selected voltage V Y .
- the odd reference voltages such that Vr 1 , Vr 3 , Vr 5 , Vr 7 , are directly transmitted to the first digital to analog converting unit 21 and the first digital to analog converting unit 21 is only controlled by two bits, b 1 and b 2 , of the input signal.
- the even reference voltages such that Vr 0 , Vr 2 , Vr 4 , Vr 6 and Vr 8 , are transmitted to the second digital to analog converting unit 22 , and the second digital to analog converting unit 22 is controlled by all bits of the input signal.
- FIG. 3 is a schematic diagram of another embodiment of digital-to-analog converter according to the invention. The detailed circuit connection is not described here for brevity.
- the switches in FIG. 3 are controlled by a input signal.
- the input signal comprises three bits, b 0 , b 1 and b 2 .
- the odd reference voltages such as Vr 1 , Vr 3 , Vr 5 , Vr 7 , are only determined by two bits of the input signal, thus, the number of switches can be reduced.
- the switches SW 4 , SW 8 , SW 12 and SW 16 are turned on when the first bit (least significant bit) b 0 is 0.
- the switches SW 1 , SW 5 , SW 9 and SW 13 are turned on when the first bit b 0 is 1.
- the switches SW 2 , SW 17 , SW 10 and SW 21 are turned on when the second bit b 1 is 1.
- the switches SW 6 , SW 19 , SW 14 and SW 23 are turned on when the second bit b 1 is 0.
- the switches SW 3 , SW 18 , SW 7 and SW 20 are turned on when the third bit (most significant bit) b 2 is 1.
- the switches SW 11 , SW 22 , SW 15 and SW 24 are turned on when the third bit (most significant bit) b 2 is 0.
- the switch circuit 31 directs the voltage Vx to V 1 , and voltage V Y to V 0 .
- the first bit b 0 is 1
- the output voltage V 0 is the voltage Vx
- the output voltage V 1 is the voltage V Y .
- Table 1 is a truth table of the digital-to-analog converter of FIG. 3 .
- FIG. 4 is a schematic diagram of an embodiment of switch circuit according to the invention.
- the switch circuit comprises two output terminals, N 1 and N 2 , respectively outputting voltages V 0 and V 1 .
- the first switch S 1 is coupled between nodes N 1 and N 3 .
- the second switch S 2 is coupled between nodes N 2 and N 4 .
- the third switch S 3 is coupled between nodes N 2 and N 3 .
- the fourth switch S 4 is coupled between nodes N 1 and N 4 .
- the first switch S 1 and the second switch S 2 are turned off when the first bit b 0 is 0, and the third switch S 3 and the fourth switch S 4 are turned on when the first bit b 0 is 0.
- the first bit b 0 is 1, the first switch S 1 and the second switch S 2 are turned on, and the third switch S 3 and the fourth switch S 4 are turned off.
- the proposed 2 3 -to-2 digital-to-analog converter requires only 28 switches, where the conventional 2 3 -to-2 digital-to-analog converter requires 32 switches. If the proposed digital-to-analog converter architecture is applied to a 2 10 -to-2 digital-to-analog converter, (2 10 -4) switches can be saved. This simplifies the of 2 n -to-2 digital-to-analog converter circuitry and reduces layout area due to the saved switch number.
- FIG. 5 is a schematic diagram of another embodiment of digital-to-analog converter according to the invention. The detailed circuit connection is not described here for brevity.
- the reference voltage circuit 51 generates (2 n +1) reference voltages.
- the first switch array 52 receives and outputs 2 n selected reference voltages of the (2 n +1) reference voltages.
- the second switch array 53 receives the 2 n selected reference voltages and outputs a first voltage Vx of the selected reference voltages via a first output terminal N 3 and a second voltage V Y of the selected reference voltages via a second output terminal N 4 according to the n-bits input signal.
- the (2i+1)th reference voltages are directly transmitted to the second switch array without passing through the switches, wherein (2i+1) is the integer number between 0 and 2 n . Furthermore, only one of the first reference voltage (Vr 0 ) and the 2 3 th reference voltage (Vr 8 ) is transmitted to the second switch array 53 according to the state of the first bit b 0 (LSB) of the input signal. In other words, when the first bit b 0 of the input signal is 0, only the first reference voltage (Vr 0 ) is transmitted to the second switch array 53 , and when the first bit of the input signal is 1, only the 2 n th reference voltage (Vr 8 ) is transmitted to the second switch array 53 .
- the switch 54 transmits the voltage Vx and V Y to the nodes N 1 and N 2 respectively according to the state of the first bit of the input signal.
- the first bit of the input signal is 0, the voltage Vx is transmitted to the node N 2 , and the voltage V Y is transmitted to the node N 1 .
- the first bit of the input signal is 1, the voltage Vx is transmitted to the node N 1 , and the voltage V Y is transmitted to the node N 2 .
- FIG. 6 is a schematic diagram of another embodiment of digital-to-analog converter according to the invention. Compared with the circuitry of FIG. 5 , the difference is that the second switch array is replaced with a binary switch array. The detailed circuit connections and the operations are not described here for brevity.
- the digital-to-analog converter in FIG. 6 requires fewer switches than that in FIG. 5 .
- Table 2 shows the required switch number for the conventional 2 n -to-2 digital to analog converter and the proposed 2 N -to-2 digital to analog converter.
- FIG. 5 Conventional FIG. 5 FIG. 6 3 32 28 26 4 80 68 50 6 448 388 194 8 2304 2052 770 10 11264 10244 3074 n (n + 1) * 2 n n * 2 n + 4 3 * 2 n + 2
Abstract
Description
- 1. Field of the Invention
- The invention relates to a digital to analog converter, and more particularly to a digital to analog converter with reduced number of switches.
- 2. Description of the Related Art
- Digital to analog converters are widely used in mixed-mode systems where the converter acts as an interface between the digital signal processing and analog signal processing components of mixed-mode systems.
-
FIG. 1 is a circuit diagram of a conventional 23-to-2 digital to analog converter. The converter is controlled by a 3-bits input signal, and the output voltages V0 and V1 are determined according to the input signal. The converter requires 3×23+23 switches for implementation. In other words, a conventional 2N-to-2 digital to analog converter requires N×2N+2N switches for implementation. If N is 10, the number of digital to analog converters is large and the layout area accordingly is large. -
FIG. 7 is a schematic diagram of a general architecture of a two stage N to 1 digital to analog converter. The two stage digital to analog converter comprises a first digital to analog converter (DAC) 71 controlled by (n−2) bits and a second stage with four switches controlled by the LSB (least significant bit) 2 bits. TheDAC 71 outputs two voltages according to the most (n−2) bits, and thenLSB 2 bits control the four switches to output the output voltage Vout. Since thetraditional architecture DAC 71 requires a large number of switches and this occupies large layout area. Therefore, the present innovation provides architecture of theDAC 71 that requires fewer switches. - An embodiment of digital to analog converter (DAC) with two outputs is provided. The DAC is controlled by an n-bits input signal and comprises a reference voltage circuit, a first switch array, a second switch array and a switch circuit. The reference voltage circuit generates (2n+1) reference voltages. The first switch array receives and outputs 2n selected reference voltages among the (2n+1) reference voltages according to the first bit of input signal. The second switch array receives the 2n selected reference voltages and outputting a first voltage of the selected reference voltages via a first output terminal and a second voltage of the selected reference voltages via a second output terminal according to the bits of input signal except for the first bit, wherein all (2i+1)th reference voltages are directly transmitted to the second switch array, and (2i+1) is the odd number between 0 and 2n. The switch circuit outputs the first voltage and the second voltage.
- Another embodiment of the invention provides a digital to analog converter with two outputs. The digital to analog converter is controlled by an n-bits input signal and comprises a first output terminal, a second output terminal, a reference voltage circuit, a first digital to analog converting unit, a second digital to analog converting unit. The reference voltage circuit generates (2n+1) reference voltages. The first digital to analog converting unit receives (2i+1)th reference voltages and outputs a first voltage, wherein (2i+1) is the odd number between 0 and 2n. The second digital to analog converting unit receives the (2i)th reference voltages and output a second voltage, wherein 2i is the even number between 0 and 2n. The first digital to analog converting unit is controlled by the n-bits input signal except for a first bit of the n-bits input signal.
- A detailed description is given in the following embodiments with reference to the accompanying drawings.
- The present invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:
-
FIG. 1 is a circuit diagram of a conventional 23-to-2 digital to analog converter. -
FIG. 2 is a schematic diagram of an embodiment of a digital-to-analog converter according to the invention. -
FIG. 3 is a schematic diagram of another embodiment of digital-to-analog converter according to the invention. -
FIG. 4 is a schematic diagram of an embodiment of switch circuit according to the invention. -
FIG. 5 is a schematic diagram of another embodiment of digital-to-analog converter according to the invention. -
FIG. 6 is a schematic diagram of another embodiment of digital-to-analog converter according to the invention. -
FIG. 7 is a schematic diagram of a general architecture of a two stage N to 1 digital to analog converter. - The following description is of the best-contemplated mode of carrying out the invention. This description is made for the purpose of illustrating the general principles of the invention and should not be taken in a limiting sense. The scope of the invention is best determined by reference to the appended claims.
-
FIG. 2 is a schematic diagram of an embodiment of a digital-to-analog converter according to the invention. The converter comprises a first digital toanalog converting unit 21, areference voltage generator 24, a second digital to analog converting unit 22, and aswitch circuit 23. The first digital toanalog converting unit 21 and the second digital to analog converting unit 22 are controlled by a input signal Si. The embodiment ofFIG. 3 is illustrated using a 23-to-2 digital to analog converter, however, the invention is not limited thereto. - The first digital to analog converting
unit 21 receives the reference voltages Vr7, Vr5, Vr3, and Vr1 and outputs a selected voltage Vx according to a input signal Sc. The second digital to analog converting unit 22 receives the reference voltages Vr8, Vr6, Vr4, Vr2 and Vr0 and outputs a selected voltage VY according to the input signal Sc. The input signal Sc comprises three bits, b0, b1 and b2. Theswitch circuit 23 outputs two voltages V0 and V1. When the first bit b0 (Least Significant Bit, LSB) of the input signal Sc is 1, the voltage V0 is the selected voltage Vx, and the voltage V1 is the selected voltage VY. When the first bit of the input signal Sc is 0, the voltage V1 is the selected voltage Vx, and the voltage V0 is the selected voltage VY. - In
FIG. 2 , The odd reference voltages, such that Vr1, Vr3, Vr5, Vr7, are directly transmitted to the first digital to analog convertingunit 21 and the first digital toanalog converting unit 21 is only controlled by two bits, b1 and b2, of the input signal. The even reference voltages, such that Vr0, Vr2, Vr4, Vr6 and Vr8, are transmitted to the second digital to analog converting unit 22, and the second digital to analog converting unit 22 is controlled by all bits of the input signal. -
FIG. 3 is a schematic diagram of another embodiment of digital-to-analog converter according to the invention. The detailed circuit connection is not described here for brevity. The switches inFIG. 3 are controlled by a input signal. The input signal comprises three bits, b0, b1 and b2. InFIG. 3 , the odd reference voltages, such as Vr1, Vr3, Vr5, Vr7, are only determined by two bits of the input signal, thus, the number of switches can be reduced. - The switches SW4, SW8, SW12 and SW16 are turned on when the first bit (least significant bit) b0 is 0. The switches SW1, SW5, SW9 and SW13 are turned on when the first bit b0 is 1. The switches SW2, SW17, SW10 and SW21 are turned on when the second bit b1 is 1. The switches SW6, SW19, SW14 and SW23 are turned on when the second bit b1 is 0. The switches SW3, SW18, SW7 and SW20 are turned on when the third bit (most significant bit) b2 is 1. The switches SW11, SW 22, SW15 and SW24 are turned on when the third bit (most significant bit) b2 is 0. When the first bit b0 is 0, the
switch circuit 31 directs the voltage Vx to V1, and voltage VY to V0. When the first bit b0 is 1, the output voltage V0 is the voltage Vx and the output voltage V1 is the voltage VY. - Table 1 is a truth table of the digital-to-analog converter of
FIG. 3 . -
TABLE 1 Without With switch Input signal switch circuit circuit b0 b1 b2 VX VY V0 V1 0 0 0 Vr1 Vr0 Vr0 Vr1 1 0 0 Vr1 Vr2 Vr1 Vr2 0 1 1 Vr7 Vr6 Vr6 Vr7 1 1 1 Vr7 Vr8 Vr7 Vr8 0 0 1 Vr5 Vr4 Vr4 Vr5 1 0 1 Vr5 Vr6 Vr5 Vr6 0 1 0 Vr3 Vr2 Vr2 Vr3 1 1 0 Vr3 Vr4 Vr3 Vr4 -
FIG. 4 is a schematic diagram of an embodiment of switch circuit according to the invention. The switch circuit comprises two output terminals, N1 and N2, respectively outputting voltages V0 and V1. The first switch S1 is coupled between nodes N1 and N3. The second switch S2 is coupled between nodes N2 and N4. The third switch S3 is coupled between nodes N2 and N3. The fourth switch S4 is coupled between nodes N1 and N4. The first switch S1 and the second switch S2 are turned off when the first bit b0 is 0, and the third switch S3 and the fourth switch S4 are turned on when the first bit b0 is 0. When the first bit b0 is 1, the first switch S1 and the second switch S2 are turned on, and the third switch S3 and the fourth switch S4 are turned off. - According to the circuit shown in
FIG. 3 andFIG. 4 , the proposed 23-to-2 digital-to-analog converter requires only 28 switches, where the conventional 23-to-2 digital-to-analog converter requires 32 switches. If the proposed digital-to-analog converter architecture is applied to a 210-to-2 digital-to-analog converter, (210-4) switches can be saved. This simplifies the of 2n-to-2 digital-to-analog converter circuitry and reduces layout area due to the saved switch number. -
FIG. 5 is a schematic diagram of another embodiment of digital-to-analog converter according to the invention. The detailed circuit connection is not described here for brevity. Thereference voltage circuit 51 generates (2n+1) reference voltages. Thefirst switch array 52 receives andoutputs 2n selected reference voltages of the (2n+1) reference voltages. Thesecond switch array 53 receives the 2n selected reference voltages and outputs a first voltage Vx of the selected reference voltages via a first output terminal N3 and a second voltage VY of the selected reference voltages via a second output terminal N4 according to the n-bits input signal. - It is noted that the (2i+1)th reference voltages are directly transmitted to the second switch array without passing through the switches, wherein (2i+1) is the integer number between 0 and 2n. Furthermore, only one of the first reference voltage (Vr0) and the 23th reference voltage (Vr8) is transmitted to the
second switch array 53 according to the state of the first bit b0 (LSB) of the input signal. In other words, when the first bit b0 of the input signal is 0, only the first reference voltage (Vr0) is transmitted to thesecond switch array 53, and when the first bit of the input signal is 1, only the 2nth reference voltage (Vr8) is transmitted to thesecond switch array 53. - The
switch 54 transmits the voltage Vx and VY to the nodes N1 and N2 respectively according to the state of the first bit of the input signal. When the first bit of the input signal is 0, the voltage Vx is transmitted to the node N2, and the voltage VY is transmitted to the node N1. When the first bit of the input signal is 1, the voltage Vx is transmitted to the node N1, and the voltage VY is transmitted to the node N2. -
FIG. 6 is a schematic diagram of another embodiment of digital-to-analog converter according to the invention. Compared with the circuitry ofFIG. 5 , the difference is that the second switch array is replaced with a binary switch array. The detailed circuit connections and the operations are not described here for brevity. The digital-to-analog converter inFIG. 6 requires fewer switches than that inFIG. 5 . Table 2 shows the required switch number for the conventional 2n-to-2 digital to analog converter and the proposed 2N-to-2 digital to analog converter. -
TABLE 2 Number of Switches Bits (n) Conventional FIG. 5 FIG. 6 3 32 28 26 4 80 68 50 6 448 388 194 8 2304 2052 770 10 11264 10244 3074 n (n + 1) * 2n n * 2n + 4 3 * 2n + 2 - While the invention has been described by way of example and in terms of preferred embodiment, it is to be understood that the invention is not limited thereto. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art. Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.
Claims (13)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/491,421 US7859445B1 (en) | 2009-06-25 | 2009-06-25 | Digital to analog converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/491,421 US7859445B1 (en) | 2009-06-25 | 2009-06-25 | Digital to analog converter |
Publications (2)
Publication Number | Publication Date |
---|---|
US7859445B1 US7859445B1 (en) | 2010-12-28 |
US20100328126A1 true US20100328126A1 (en) | 2010-12-30 |
Family
ID=43357358
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/491,421 Active 2029-07-08 US7859445B1 (en) | 2009-06-25 | 2009-06-25 | Digital to analog converter |
Country Status (1)
Country | Link |
---|---|
US (1) | US7859445B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170063390A1 (en) * | 2015-08-31 | 2017-03-02 | Sitronix Technology Corp. | Digital-to-analog Converter and Source Driving Circuit |
US10069505B1 (en) * | 2017-09-13 | 2018-09-04 | Keysight Technologies, Inc. | Least significant bit dynamic element matching in a digital-to-analog converter |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020121995A1 (en) * | 2000-12-29 | 2002-09-05 | Summit Microelectronics, Inc | Apparatus and method for digital to analog conversion |
US7006027B2 (en) * | 2004-07-08 | 2006-02-28 | Oki Electric Industry Co., Ltd. | Digital-to-analog converter with secondary resistor string |
-
2009
- 2009-06-25 US US12/491,421 patent/US7859445B1/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020121995A1 (en) * | 2000-12-29 | 2002-09-05 | Summit Microelectronics, Inc | Apparatus and method for digital to analog conversion |
US7006027B2 (en) * | 2004-07-08 | 2006-02-28 | Oki Electric Industry Co., Ltd. | Digital-to-analog converter with secondary resistor string |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170063390A1 (en) * | 2015-08-31 | 2017-03-02 | Sitronix Technology Corp. | Digital-to-analog Converter and Source Driving Circuit |
US9997127B2 (en) * | 2015-08-31 | 2018-06-12 | Sitronix Technology Corp. | Digital-to-analog converter and source driving circuit |
US10069505B1 (en) * | 2017-09-13 | 2018-09-04 | Keysight Technologies, Inc. | Least significant bit dynamic element matching in a digital-to-analog converter |
Also Published As
Publication number | Publication date |
---|---|
US7859445B1 (en) | 2010-12-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7375670B1 (en) | Digital-to-analog converter | |
US9124296B2 (en) | Multi-stage string DAC | |
US5760726A (en) | Digital-to-analog converter with dynamic matching and bit splitting | |
US6163289A (en) | Differential voltage digital-to-analog converter | |
US7474245B1 (en) | Digital-to-analog converter | |
US8963757B2 (en) | D/A converter including higher-order resistor string | |
US7375669B2 (en) | Digital/analog converter | |
US7030799B2 (en) | Current-steering digital-to-analog converter | |
US20120032828A1 (en) | Coarse digital-to-analog converter architecture for voltage interpolation dac | |
US9800259B1 (en) | Digital to analog converter for performing digital to analog conversion with current source arrays | |
US8237596B2 (en) | Apparatus and method for simplifying Digital-to-Analog Converter circuitry using gray code | |
US7675450B1 (en) | Digital-to-analog converter (DAC) for high frequency and high resolution environments | |
US7859445B1 (en) | Digital to analog converter | |
US10084465B2 (en) | Analog-to-digital converters with a plurality of comparators | |
US5734342A (en) | Analog-to-digital converter for generating a digital N-bit Gray code | |
US8581171B2 (en) | Cyclic A/D converter, image sensor device, and method for generating digital signal from analog signal | |
KR100723509B1 (en) | Digital-analog converting driver joining R-string DAC and capacitor DAC and method thereof | |
US8004439B2 (en) | Digital to analog converter | |
US5673045A (en) | Digital-to-analog conversion circuit and analog-to-digital conversion device using the circuit | |
JPH07106967A (en) | A/d converter | |
US10505560B2 (en) | Analog-to-digital converter with noise elimination | |
US20040125004A1 (en) | D/A converter for converting plurality of digital signals simultaneously | |
EP0996230A2 (en) | Thermometric-binary code conversion method and circuit | |
US11398828B2 (en) | Analog-to-digital converter | |
JP4551194B2 (en) | Analog to digital converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HIMAX TECHNOLOGIES LIMITED, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, CHING-CHUNG;REEL/FRAME:022874/0494 Effective date: 20090603 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |