US20100208789A1 - Voltage level converter with mixed signal controller - Google Patents
Voltage level converter with mixed signal controller Download PDFInfo
- Publication number
- US20100208789A1 US20100208789A1 US12/371,799 US37179909A US2010208789A1 US 20100208789 A1 US20100208789 A1 US 20100208789A1 US 37179909 A US37179909 A US 37179909A US 2010208789 A1 US2010208789 A1 US 2010208789A1
- Authority
- US
- United States
- Prior art keywords
- signal
- analog
- controller
- digital
- voltage level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000002131 composite material Substances 0.000 claims description 18
- 230000001105 regulatory effect Effects 0.000 claims description 18
- 238000005259 measurement Methods 0.000 claims description 17
- 238000000034 method Methods 0.000 claims description 14
- 239000003990 capacitor Substances 0.000 claims description 7
- 230000001360 synchronised effect Effects 0.000 claims description 3
- XAUDJQYHKZQPEU-KVQBGUIXSA-N 5-aza-2'-deoxycytidine Chemical compound O=C1N=C(N)N=CN1[C@@H]1O[C@H](CO)[C@@H](O)C1 XAUDJQYHKZQPEU-KVQBGUIXSA-N 0.000 description 16
- 238000010586 diagram Methods 0.000 description 12
- 230000006870 function Effects 0.000 description 7
- 230000004044 response Effects 0.000 description 5
- 238000005070 sampling Methods 0.000 description 5
- 230000001052 transient effect Effects 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 238000013461 design Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000012938 design process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K7/00—Modulating pulses with a continuously-variable modulating signal
- H03K7/08—Duration or width modulation ; Duty cycle modulation
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/157—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators with digital control
Definitions
- a DPWM inherently has relatively low resolution compared to an analog equivalent PWM circuit.
- the digital signals processed and output by the DPWM have restrictions on their precision, reducing the ease of designing with the DPWM as a control element in a voltage level converter circuit.
- the DPWM can also introduce limit cycle oscillations during operation of the voltage level converter if the digital controller is not designed properly.
- DPWMs also tend to be larger than their analog counterpart PWMs, consuming more silicon area and thus increasing overall system cost.
- Other types of digital voltage level converter control circuits tend to be implemented by converting the functionality of an equivalent analog circuit to the digital domain block-by-block. Converting an analog design to the digital domain block-by-block is inflexible and lengthens the circuit design process and may create incompatibility issues for next-generation designs.
- a mixed signal controller includes a fine controller, a coarse controller and a digital controller.
- the fine controller is operable to output an analog modulation signal responsive to an analog control signal and a voltage signal input to the fine controller.
- the coarse controller is operable to output a digital pulse width modulation (PWM) signal responsive to the analog modulation signal and an analog PWM reference signal input to the coarse controller.
- PWM digital pulse width modulation
- the digital controller is operable to program the analog control signal and the analog PWM reference signal responsive to the digital PWM signal so that the fine and coarse controllers together regulate the voltage signal at a predetermined voltage level.
- FIG. 1 illustrates a circuit diagram of an embodiment of a mixed-signal controller.
- FIGS. 2-4 illustrate waveform diagrams associated with the operation of the mixed-signal controller of FIG. 1 .
- FIG. 5 illustrates a circuit diagram of an embodiment of a voltage converter circuit including a voltage level converter and a mixed-signal controller.
- FIG. 6 illustrates a state diagram of an embodiment of program logic implemented by the mixed-signal controller of FIG. 5 .
- FIG. 7 illustrates a circuit diagram of another embodiment of a mixed-signal controller.
- FIG. 9 illustrates a circuit diagram of still another embodiment of a mixed-signal controller.
- FIG. 10 illustrates waveform diagrams associated with the operation of the mixed-signal controller of FIG. 9 .
- FIG. 12 illustrates a waveform diagram associated with the operation of the mixed-signal controller of FIG. 11 .
- FIG. 13 illustrates a block diagram of an embodiment of voltage tracking logic associated with the mixed-signal controller of FIG. 11 .
- FIG. 14 illustrates a block diagram of an embodiment of voltage analysis logic associated with the mixed-signal controller of FIG. 11 .
- the mixed-signal controller 100 includes a digital controller 102 which drives a first digital-to-analog converter (DAC 1 ) 104 .
- the output (V DR ) of DAC 1 104 has a DC component (V REF ) and an AC component (V RAMP ) according to this embodiment as shown in FIG. 2 .
- the DC component is the target or reference voltage to which the output voltage (V OUT ) is regulated by the mixed-signal controller 100 .
- the AC component induces an asymmetrical ramp-up/ramp-down AC voltage at the node labeled V C which is the output of an operational transconductance amplifier (OTA) 106 .
- OTA operational transconductance amplifier
- V C has a sawtooth waveform as shown in FIG. 3 .
- the first component of V C is V REF and is a function of V OUT and drives node V C to the proper analog voltage level. This in turn produces the correct modulation for a voltage level converter (not shown in FIG. 1 ) coupled to the mixed-signal controller 100 as will be described in more detail later herein. This way, the output of the converter can be reliably and precisely regulated to a desired level by the mixed-signal controller 100 .
- the non-inverting input of the PWM comparator 108 is derived from a second DAC (DAC 2 ) 110 .
- DAC 2 110 outputs an analog PWM reference signal (V DP ) as shown in FIG. 3 which is programmed by the digital controller 102 .
- the two inputs driving the PWM comparator 110 generate a digital PWM signal (V R ), e.g., as shown in FIG. 4 .
- the pulse width of V R modulates as a function of the difference in voltage levels between the analog inputs (V C and V DP ) to the PWM comparator 108 and can be used to control the voltage level converter coupled to the mixed-signal controller 100 .
- the digital PWM signal (V R ) output by the PWM comparator 108 is applied to the reset input of a reset-set latch 112 .
- V R resets the reset-set latch 112 and a clock signal generated by the digital controller 102 sets the latch 112 .
- the output (V DRIVE ) of the reset-set latch 112 controls a gate driver circuit 114 .
- the reset-set latch 112 communicates on/off states to transistor components of the voltage level converter coupled to the gate driver circuit 114 for modulating the transistors and thus regulating the output voltage.
- the digital PWM signal (V R ) output by the PWM comparator 108 is also communicated back to the digital controller 102 for analysis.
- the digital controller 102 directly processes V R without having to perform analog-to-digital conversion.
- Digital circuits and state machines included in the digital controller 102 track the current operating state of the mixed-signal controller 100 and program the two DAC voltages (V DR and V DP ) responsive to the state of V R so that the output voltage (V OUT ) is properly regulated over time for various load and line conditions.
- Logic associated with the digital controller 102 can track V OUT via V C within the resolution of DAC 1 104 .
- the digital controller 102 is also aware of the history and sequence of commands issued to DAC 1 104 and DAC 2 110 which are converted to analog voltages.
- the converted analog voltages are then used by the OTA 106 and the PWM comparator 108 to regulate the output voltage through a combined analog (fine-control) and digital (coarse-control) control arrangement as previously described herein.
- the analog voltage (V DP ) output by DAC 2 110 can also be adjusted over time by the digital controller 102 to assist in the control function implemented by the OTA 106 and capacitor. Since V DP is a quasi-static DC value, the square-wave component of the DAC 1 output (V DR ) in-turn creates the sawtooth waveform present at node V C , effectively achieving PWM modulation.
- the mixed-signal controller 100 disclosed herein is very flexible and can be a building block for many voltage converter applications with fast deployment of designs through fast HDL (hardware description languages, e.g., Verilog, VHDL, System C) or other available programming languages.
- HDL hardware description languages, e.g., Verilog, VHDL, System C
- FIG. 5 illustrates an embodiment of a voltage converter circuit 500 including a voltage level converter 502 and the mixed-signal controller 100 .
- the voltage level converter 502 is a synchronous-buck converter including MOSFETs M 1 and M 2 , an inductor (L), a capacitor (C VL ) and a resistor (R) representing a load impedance.
- Other power circuit topologies are possible, such as boost topologies, buck-boost topologies, both non-isolated and isolated derivatives of these converter topologies, etc.
- a current-fed push-push converter is one such topology that can be regulated with the addition of an analog inner current loop used to avoid flux-imbalance of the transformer.
- the output voltage (V OUT ) across the resistor is a function of the input voltage (V IN ) and is regulated by the mixed-signal controller 100 to closely track V DR .
- the controller 100 prevents both transistors of the voltage level converter 502 from being switched on at the same time. This ensures proper operation of the voltage level converter.
- FIG. 6 illustrates an embodiment of program logic implemented by the mixed-signal controller 100 during operation.
- the controller 100 is in an initial state ( 600 ) and transitions to a startup state ( 610 ) during power up. If a fault occurs during startup, the controller 100 switches to a fault handling state ( 620 ). The controller 100 enters a shut down state ( 630 ) after executing the appropriate fault code. If no fault occurs during start up, the controller 100 enters a normal operating state ( 640 ) where the output voltage of the voltage level converter 502 is regulated at a predetermined level.
- the mixed-signal controller 100 can also be placed in a power down state ( 650 ) during operation.
- FIG. 7 illustrates another embodiment of the mixed-signal controller 100 where a current source 700 is used to induce the sawtooth modulation waveform at the output of the OTA 106 , e.g., as illustrated by signal V C in FIG. 3 .
- the current source 700 is coupled to the output of the OTA 106 at node V C , which along with the capacitor (C) form another embodiment of a fine controller.
- DAC 1 104 outputs just the DC reference voltage (V REF ) so that the output voltage (V OUT ) can be regulated to closely track V DR .
- the modulation component of the OTA output is induced by the current source 700 instead of DAC 1 104 .
- FIG. 8 illustrates yet another embodiment of the mixed-signal controller 100 where the modulation component of V C is induced by a current sense amplifier 800 coupled to the output of the OTA 106 , which along with the capacitor (C) form yet another embodiment of a fine controller.
- the current sense amplifier 800 induces the sawtooth modulation waveform summed with the output of the OTA 106 .
- DAC 1 104 outputs just the DC reference voltage (V REF ) so that the output voltage (V OUT ) can be regulated to closely track V DR .
- a summer circuit 802 combines the signal outputs of the current sense amplifier 800 and the OTA 106 to drive the inverting input of the PWM comparator 108 .
- the current sense amplifier 800 may derive this signal by sensing the inductor current.
- FIG. 10 illustrates two different waveform examples.
- the upper waveform shows V C having about the same time above and below V CMID .
- V DR is not adjusted because the control-loop control voltage node V C does not windup or saturate.
- the digital controller 102 monitors the output (V MID ) of the midpoint comparator 900 over multiple measurement periods and determines that V DR does not require adjustment. However, V C is consistently above V CMID during the multiple measurement periods in the lower waveform. Absent an adjustment to V DR , the control-loop control voltage node V C will windup or saturate.
- the digital controller 102 determines that V DR must be increased so that the OTA 106 and the PWM comparator 108 operate as if V OUT and V DR are within an acceptable limit even though they are not.
- V DR By gradually adjusting V DR in this way, the digital controller 102 uses V DR to track V OUT closely and it can then adjust V DP via DAC 2 110 to drive V DR toward the desired level of the output voltage.
- Fine control of the output voltage V OUT is provided by the OTA 106 when V DR equals the target reference and normal small changes in V OUT induce the analog OTA 106 to finely adjust its output in response, thus producing a fine adjustment to the modulated signal V R .
- the digital controller 102 can also adjust the signal input to DAC 2 110 to more coarsely and quickly adjust V OUT as described in more detail later herein.
- FIG. 11 illustrates an embodiment of a mixed-signal controller 1100 for use with a multiphase voltage level converter.
- the multiphase voltage level converter can be formed by coupling a plurality of the synchronous-buck converters shown in FIG. 5 in parallel and driving a common output node (e.g. the V OUT node shown in FIG. 5 ) where they also share the same load and C VL .
- Each circuit (or phase) of the multiphase voltage level converter is turned on at a timing interval that is equally spaced to the turning on of the other voltage level converter circuits over a switching period.
- V DP does not need to be synchronized with the switching period.
- V DP can be saturated low or high to command 0% or 100% duty-ratio for any number of switching cycles to drive the output back toward regulation.
- the mixed-signal controller 1100 operates in a current mode by sampling a current sense signal and using the sampled signal to regulate the output voltage of the multiphase converter.
- the mixed-signal controller 1100 includes a current sense amplifier 1102 having inputs from two sides of an inductor included in the multiphase voltage level converter, e.g., the inductor shown in FIG. 5 . The current sense amplifier 1102 generates a signal based on the amount of current flowing through the inductor.
- the signal output by the current sense amplifier 1102 is sampled by a sample and hold circuit 1104 at a sampling frequency (f CSA ), the output of which is compared to a reference voltage (VCL) by a comparator 1106 .
- the output of the comparator 1106 and the PWM comparator 108 are input to an OR logic gate 1107 , the output of which is input to the reset-set latch 112 .
- the sampling of this signal can be done to both avoid switching noise from the voltage level converter 502 and to implement average current mode control.
- Comparator 1106 can act as a cycle-by-cycle current limit device while the current sense amplifier 1102 and sample and hold circuit 1104 is used for the regulation function of V OUT .
- the mixed-signal controller 1100 further includes high-side and low-side comparators 1108 , 1110 .
- the high-side comparator 1108 indicates to the digital controller 102 when the DC component of the OTA output (V C ) exceeds an upper limit (V C — H ).
- the low-side comparator 1110 similarly indicates to the digital controller 102 when the DC component of V C exceeds a lower limit (V C — L ).
- the digital controller 102 uses this information to determine whether the reference voltage V DR output from DAC 1 104 should be adjusted to avoid a windup or saturation condition at the control-loop control voltage node V C .
- FIG. 12 illustrates a waveform associated with the operation of the high-side and low-side comparators 1108 , 1110 .
- the low-side comparator output is activated (e.g., to a logic high or low state).
- the high-side comparator output is activated when the DC component of V C is above the upper threshold (V C — H ).
- Neither comparator output is active when the DC component of V C is between the upper and lower thresholds.
- the digital controller 102 determines whether to adjust V DR based on how often each comparator output is active. If the low-side comparator 1110 is active more often than the high-side comparator 1108 , V DR can be lowered and vice-versa.
- the mixed-signal controller 1100 can also adjust the level of the input to DAC 2 110 so that the control signal is maintained within the precision of DAC 2 110 .
- a plurality of comparators 1112 determine whether the output voltage (V OUT ) is above one or more upper threshold levels or below one or more lower threshold levels, e.g., over a number of measurement periods.
- the digital controller 102 uses this information to adjust the level of the input to DAC 2 110 to prevent windup or saturation of the PWM comparator 108 the comparators 1112 operate in a similar fashion as shown in FIG. 12 , but with the output voltage V OUT and the digital controller 102 can adjust V DP directly for fast and coarse control of this output voltage.
- FIG. 13 illustrates an embodiment of a circuit 1300 for adjusting the level of the input to DAC 2 110 so that the control signal is maintained within the precision of DAC 2 110 .
- the comparators 1112 perform the threshold analysis described above, but with the target reference of the output voltage V REF .
- V REF often equals or is a fixed portion of the desired output voltage. For example, there may be two upper threshold levels and two lower threshold levels.
- logic and counter circuitry 1302 counts how many clock pulses occur when the difference between V OUT and V REF exceeds any of the comparator thresholds during the measurement period. For example, there may be 128 system clock pulses during each measurement period.
- the logic and counter circuitry 1302 counts the number of clock pulses which occur for each of the comparator thresholds.
- each threshold level has a clock count value associated with it.
- Each bin of count values associated with a comparator threshold below V OUT is assigned a negative (or positive) sign and each bin associated with a comparator threshold above V OUT is assigned a positive (or negative) sign.
- the digital controller 102 combines the different sign values at the end of each measurement period to form a composite value representing whether V OUT tended to be above or below V REF during the measurement period.
- the composite value is stored in a circular buffer 1304 .
- the digital controller 102 uses the different stored values to adjust the analog PWM reference signal (V DP ) output by DAC 2 110 by modifying the corresponding control signal input to DAC 2 110 . This way, the digital control signal input to DAC 2 110 does not exceed the precision of DAC 2 110 .
- FIG. 14 illustrates an embodiment of the digital controller logic 1400 used to process the composite count values stored in the circular buffer 1304 .
- the logic 1400 analyzes different groups of past composite values to determine how V DP should be adjusted. For purely illustrative purposes only, the logic 1400 uses the last 4, 8, 16 and 32 composite values stored in the circular buffer 1304 . Particularly, a first combiner 1402 combines the last 4 composite count values, a second combiner 1404 combines the last 8 composite count values, a third combiner 1406 combines the last 16 composite count values and a fourth combiner 1408 combines the last 32 composite count values.
- V DP analog PWM reference signal
- the count value accumulated over the last 4 measurement periods corresponds to the highest signal frequency
- the count value accumulated over the last 32 measurement periods corresponds to the lowest signal frequency and so on.
- the digital controller logic 1400 can accumulate and weight the different composite count values based on frequency, e.g., by choosing appropriate gain factors.
- the different frequency components indicate how well V OUT is being regulated and what modifications, if any, should be made to the control signals programmed by the digital controller 102 . Accordingly, the mixed-signal controller 1100 can adjust both V REF and V DP to ensure efficient and reliable system operation.
Abstract
Description
- A controller is typically used to control the operation of voltage level converters such as synchronous buck or buck-boost converters. Some types of conventional controllers include a digital pulse width modulator (DPWM) for generating control signals used to operate the voltage level converter circuit, e.g., by driving the gates of transistors devices included in the voltage converter. The DPWM is a part of a closed-loop error control function for regulating the voltage output by the voltage level converter circuit. However, the feedback signals processed by the controller must be converted from the analog to digital domain prior to processing by the PID control and the DPWM. The analog-to-digital conversion process increases bias supply power consumption and induces delay. The overall phase margin of the controller is reduced when delay is added to the signal processing path. To compensate for reduced phase margin, the controller typically over-samples at higher switching frequencies. However, over-sampling increases complexity and power requirements.
- In addition, a DPWM inherently has relatively low resolution compared to an analog equivalent PWM circuit. As such, the digital signals processed and output by the DPWM have restrictions on their precision, reducing the ease of designing with the DPWM as a control element in a voltage level converter circuit. The DPWM can also introduce limit cycle oscillations during operation of the voltage level converter if the digital controller is not designed properly. DPWMs also tend to be larger than their analog counterpart PWMs, consuming more silicon area and thus increasing overall system cost. Other types of digital voltage level converter control circuits tend to be implemented by converting the functionality of an equivalent analog circuit to the digital domain block-by-block. Converting an analog design to the digital domain block-by-block is inflexible and lengthens the circuit design process and may create incompatibility issues for next-generation designs.
- According to an embodiment, a mixed signal controller includes a fine controller, a coarse controller and a digital controller. The fine controller is operable to output an analog modulation signal responsive to an analog control signal and a voltage signal input to the fine controller. The coarse controller is operable to output a digital pulse width modulation (PWM) signal responsive to the analog modulation signal and an analog PWM reference signal input to the coarse controller. The digital controller is operable to program the analog control signal and the analog PWM reference signal responsive to the digital PWM signal so that the fine and coarse controllers together regulate the voltage signal at a predetermined voltage level.
- Those skilled in the art will recognize additional features and advantages upon reading the following detailed description, and upon viewing the accompanying drawings.
-
FIG. 1 illustrates a circuit diagram of an embodiment of a mixed-signal controller. -
FIGS. 2-4 illustrate waveform diagrams associated with the operation of the mixed-signal controller ofFIG. 1 . -
FIG. 5 illustrates a circuit diagram of an embodiment of a voltage converter circuit including a voltage level converter and a mixed-signal controller. -
FIG. 6 illustrates a state diagram of an embodiment of program logic implemented by the mixed-signal controller ofFIG. 5 . -
FIG. 7 illustrates a circuit diagram of another embodiment of a mixed-signal controller. -
FIG. 8 illustrates a circuit diagram of yet another embodiment of a mixed-signal controller. -
FIG. 9 illustrates a circuit diagram of still another embodiment of a mixed-signal controller. -
FIG. 10 illustrates waveform diagrams associated with the operation of the mixed-signal controller ofFIG. 9 . -
FIG. 11 illustrates a circuit diagram of an embodiment of a mixed-signal controller for use with a multiphase voltage level converter circuit. -
FIG. 12 illustrates a waveform diagram associated with the operation of the mixed-signal controller ofFIG. 11 . -
FIG. 13 illustrates a block diagram of an embodiment of voltage tracking logic associated with the mixed-signal controller ofFIG. 11 . -
FIG. 14 illustrates a block diagram of an embodiment of voltage analysis logic associated with the mixed-signal controller ofFIG. 11 . -
FIG. 1 illustrates an embodiment of a mixed-signal controller 100 for use in voltage level conversion applications. The mixed-signal controller 100 combines analog and digital circuitry to implement voltage regulation functionality. The analog controller portion of the mixed-signal controller 100 has infinite resolution and provides fine control so that very precise adjustments can be made over time. The digital controller portion of the mixed-signal controller 100 has less resolution than the analog portion and thus provides coarse control with high performance digital methods. The digital portion of thecontroller 100 has very fast transient response in a large-signal or non-linear operating mode, enabling fast correction of a regulated output voltage due to disturbances such as a load transient or input voltage transient. - According to an embodiment, the mixed-
signal controller 100 includes adigital controller 102 which drives a first digital-to-analog converter (DAC1) 104. The output (VDR) ofDAC1 104 has a DC component (VREF) and an AC component (VRAMP) according to this embodiment as shown inFIG. 2 . The DC component is the target or reference voltage to which the output voltage (VOUT) is regulated by the mixed-signal controller 100. The AC component induces an asymmetrical ramp-up/ramp-down AC voltage at the node labeled VC which is the output of an operational transconductance amplifier (OTA) 106. The regulated output voltage and the output ofDAC1 104 are input to theOTA 106. In response, theOTA 106 outputs an analog modulation signal at VC which is the superposition of two analog signal components. In one embodiment, VC has a sawtooth waveform as shown inFIG. 3 . The first component of VC is VREF and is a function of VOUT and drives node VC to the proper analog voltage level. This in turn produces the correct modulation for a voltage level converter (not shown inFIG. 1 ) coupled to the mixed-signal controller 100 as will be described in more detail later herein. This way, the output of the converter can be reliably and precisely regulated to a desired level by the mixed-signal controller 100. - The second component of the of the analog modulation signal at node VC is a ramp component also produced by the
OTA 106 when the output of theOTA 106 is coupled to a capacitor (C) as shown in the embodiment ofFIG. 1 . The capacitor and the OTA 106 are one embodiment of a fine controller and together form an integrator. Other circuit compensation schemes at the output and inputs of theOTA 106 or even a voltage mode error amplifier can also be used to generate VC. The second analog component of VC is a function of the AC component of the DAC1 output (VDR). VC is applied to the inverting input of aPWM comparator 108 which is one embodiment of a coarse controller. The non-inverting input of thePWM comparator 108 is derived from a second DAC (DAC2) 110.DAC2 110 outputs an analog PWM reference signal (VDP) as shown inFIG. 3 which is programmed by thedigital controller 102. The two inputs driving thePWM comparator 110 generate a digital PWM signal (VR), e.g., as shown inFIG. 4 . The pulse width of VR modulates as a function of the difference in voltage levels between the analog inputs (VC and VDP) to thePWM comparator 108 and can be used to control the voltage level converter coupled to the mixed-signal controller 100. - In one embodiment, the digital PWM signal (VR) output by the
PWM comparator 108 is applied to the reset input of a reset-set latch 112. VR resets the reset-set latch 112 and a clock signal generated by thedigital controller 102 sets thelatch 112. In one embodiment, the output (VDRIVE) of the reset-set latch 112 controls agate driver circuit 114. According to this embodiment, the reset-set latch 112 communicates on/off states to transistor components of the voltage level converter coupled to thegate driver circuit 114 for modulating the transistors and thus regulating the output voltage. - The digital PWM signal (VR) output by the
PWM comparator 108 is also communicated back to thedigital controller 102 for analysis. Thedigital controller 102 directly processes VR without having to perform analog-to-digital conversion. Digital circuits and state machines included in thedigital controller 102 track the current operating state of the mixed-signal controller 100 and program the two DAC voltages (VDR and VDP) responsive to the state of VR so that the output voltage (VOUT) is properly regulated over time for various load and line conditions. Logic associated with thedigital controller 102 can track VOUT via VC within the resolution ofDAC1 104. This way, the DC component (VREF) of the DAC1 output can be adjusted to prevent windup or saturation at the control-loop control voltage node VC as will be described in more detail later herein. Adjusting VREF in this way provides a reduced complexity closed-loop startup and transient operation scheme. - The
digital controller 102 is also aware of the history and sequence of commands issued toDAC1 104 andDAC2 110 which are converted to analog voltages. The converted analog voltages are then used by theOTA 106 and thePWM comparator 108 to regulate the output voltage through a combined analog (fine-control) and digital (coarse-control) control arrangement as previously described herein. The analog voltage (VDP) output byDAC2 110 can also be adjusted over time by thedigital controller 102 to assist in the control function implemented by theOTA 106 and capacitor. Since VDP is a quasi-static DC value, the square-wave component of the DAC1 output (VDR) in-turn creates the sawtooth waveform present at node VC, effectively achieving PWM modulation. Thus, both analog and digital circuits are combined in a minimal way while avoiding typical DPWM resolution issues of conventional mixed-signal controllers and maximizing benefits of digital control while reducing complexity of the overall architecture. The mixed-signal controller 100 disclosed herein is very flexible and can be a building block for many voltage converter applications with fast deployment of designs through fast HDL (hardware description languages, e.g., Verilog, VHDL, System C) or other available programming languages. -
FIG. 5 illustrates an embodiment of avoltage converter circuit 500 including avoltage level converter 502 and the mixed-signal controller 100. According to this embodiment, thevoltage level converter 502 is a synchronous-buck converter including MOSFETs M1 and M2, an inductor (L), a capacitor (CVL) and a resistor (R) representing a load impedance. Other power circuit topologies are possible, such as boost topologies, buck-boost topologies, both non-isolated and isolated derivatives of these converter topologies, etc. For example, a current-fed push-push converter is one such topology that can be regulated with the addition of an analog inner current loop used to avoid flux-imbalance of the transformer. In any case, the output voltage (VOUT) across the resistor is a function of the input voltage (VIN) and is regulated by the mixed-signal controller 100 to closely track VDR. During operation, thecontroller 100 prevents both transistors of thevoltage level converter 502 from being switched on at the same time. This ensures proper operation of the voltage level converter. -
FIG. 6 illustrates an embodiment of program logic implemented by the mixed-signal controller 100 during operation. Thecontroller 100 is in an initial state (600) and transitions to a startup state (610) during power up. If a fault occurs during startup, thecontroller 100 switches to a fault handling state (620). Thecontroller 100 enters a shut down state (630) after executing the appropriate fault code. If no fault occurs during start up, thecontroller 100 enters a normal operating state (640) where the output voltage of thevoltage level converter 502 is regulated at a predetermined level. The mixed-signal controller 100 can also be placed in a power down state (650) during operation. -
FIG. 7 illustrates another embodiment of the mixed-signal controller 100 where acurrent source 700 is used to induce the sawtooth modulation waveform at the output of theOTA 106, e.g., as illustrated by signal VC inFIG. 3 . Thecurrent source 700 is coupled to the output of theOTA 106 at node VC, which along with the capacitor (C) form another embodiment of a fine controller. According to this embodiment,DAC1 104 outputs just the DC reference voltage (VREF) so that the output voltage (VOUT) can be regulated to closely track VDR. The modulation component of the OTA output is induced by thecurrent source 700 instead ofDAC1 104. -
FIG. 8 illustrates yet another embodiment of the mixed-signal controller 100 where the modulation component of VC is induced by acurrent sense amplifier 800 coupled to the output of theOTA 106, which along with the capacitor (C) form yet another embodiment of a fine controller. According to this embodiment, thecurrent sense amplifier 800 induces the sawtooth modulation waveform summed with the output of theOTA 106. Accordingly,DAC1 104 outputs just the DC reference voltage (VREF) so that the output voltage (VOUT) can be regulated to closely track VDR.A summer circuit 802 combines the signal outputs of thecurrent sense amplifier 800 and theOTA 106 to drive the inverting input of thePWM comparator 108. In one embodiment, thecurrent sense amplifier 800 may derive this signal by sensing the inductor current. -
FIG. 9 illustrates still another embodiment of the mixed-signal controller 100 where thecontroller 100 includes amidpoint comparator 900. Themidpoint comparator 900 determines whether the DC component of the analog modulation signal (VC) is above or below a predetermined reference voltage level (VCMID). The output (VMID) of thecomparator 900 is driven to one state (e.g., positive) when the DC component of VC>VC CMID (plus an optional tolerance) and in the opposite state (e.g., negative) when the DC component of VC<VCMID (plus the optional tolerance). Thedigital controller 102 process VMID to determine whether to adjust VDR so that the control signal input toDAC1 104 is maintained within the precision ofDAC1 104. Otherwise, the control-loop control voltage node VC may windup or saturate. In one embodiment, thedigital controller 102 adjusts the predetermined voltage level responsive to how often the DC component of VC falls above and/or below VCMID. -
FIG. 10 illustrates two different waveform examples. The upper waveform shows VC having about the same time above and below VCMID. Under these conditions, VDR is not adjusted because the control-loop control voltage node VC does not windup or saturate. Thedigital controller 102 monitors the output (VMID) of themidpoint comparator 900 over multiple measurement periods and determines that VDR does not require adjustment. However, VC is consistently above VCMID during the multiple measurement periods in the lower waveform. Absent an adjustment to VDR, the control-loop control voltage node VC will windup or saturate. In response, thedigital controller 102 determines that VDR must be increased so that theOTA 106 and thePWM comparator 108 operate as if VOUT and VDR are within an acceptable limit even though they are not. By gradually adjusting VDR in this way, thedigital controller 102 uses VDR to track VOUT closely and it can then adjust VDP viaDAC2 110 to drive VDR toward the desired level of the output voltage. Fine control of the output voltage VOUT is provided by theOTA 106 when VDR equals the target reference and normal small changes in VOUT induce theanalog OTA 106 to finely adjust its output in response, thus producing a fine adjustment to the modulated signal VR. Thedigital controller 102 can also adjust the signal input toDAC2 110 to more coarsely and quickly adjust VOUT as described in more detail later herein. - In some applications, multiphase voltage level conversion is performed, e.g., using a multiphase buck converter.
FIG. 11 illustrates an embodiment of a mixed-signal controller 1100 for use with a multiphase voltage level converter. The multiphase voltage level converter can be formed by coupling a plurality of the synchronous-buck converters shown inFIG. 5 in parallel and driving a common output node (e.g. the VOUT node shown inFIG. 5 ) where they also share the same load and CVL. Each circuit (or phase) of the multiphase voltage level converter is turned on at a timing interval that is equally spaced to the turning on of the other voltage level converter circuits over a switching period. VDP does not need to be synchronized with the switching period. In fact, during a load transient, VDP can be saturated low or high to command 0% or 100% duty-ratio for any number of switching cycles to drive the output back toward regulation. In one embodiment, the mixed-signal controller 1100 operates in a current mode by sampling a current sense signal and using the sampled signal to regulate the output voltage of the multiphase converter. In one embodiment, the mixed-signal controller 1100 includes acurrent sense amplifier 1102 having inputs from two sides of an inductor included in the multiphase voltage level converter, e.g., the inductor shown inFIG. 5 . Thecurrent sense amplifier 1102 generates a signal based on the amount of current flowing through the inductor. The signal output by thecurrent sense amplifier 1102 is sampled by a sample and holdcircuit 1104 at a sampling frequency (fCSA), the output of which is compared to a reference voltage (VCL) by acomparator 1106. The output of thecomparator 1106 and thePWM comparator 108 are input to anOR logic gate 1107, the output of which is input to the reset-setlatch 112. The sampling of this signal can be done to both avoid switching noise from thevoltage level converter 502 and to implement average current mode control.Comparator 1106 can act as a cycle-by-cycle current limit device while thecurrent sense amplifier 1102 and sample and holdcircuit 1104 is used for the regulation function of VOUT. - The mixed-
signal controller 1100 further includes high-side and low-side comparators side comparator 1108 indicates to thedigital controller 102 when the DC component of the OTA output (VC) exceeds an upper limit (VC— H). The low-side comparator 1110 similarly indicates to thedigital controller 102 when the DC component of VC exceeds a lower limit (VC— L). Thedigital controller 102 uses this information to determine whether the reference voltage VDR output fromDAC1 104 should be adjusted to avoid a windup or saturation condition at the control-loop control voltage node VC. -
FIG. 12 illustrates a waveform associated with the operation of the high-side and low-side comparators — L), the low-side comparator output is activated (e.g., to a logic high or low state). Conversely, the high-side comparator output is activated when the DC component of VC is above the upper threshold (VC— H). Neither comparator output is active when the DC component of VC is between the upper and lower thresholds. In response, thedigital controller 102 determines whether to adjust VDR based on how often each comparator output is active. If the low-side comparator 1110 is active more often than the high-side comparator 1108, VDR can be lowered and vice-versa. - The mixed-
signal controller 1100 can also adjust the level of the input to DAC2 110 so that the control signal is maintained within the precision ofDAC2 110. According to one embodiment, a plurality ofcomparators 1112 determine whether the output voltage (VOUT) is above one or more upper threshold levels or below one or more lower threshold levels, e.g., over a number of measurement periods. Thedigital controller 102 uses this information to adjust the level of the input to DAC2 110 to prevent windup or saturation of thePWM comparator 108 thecomparators 1112 operate in a similar fashion as shown inFIG. 12 , but with the output voltage VOUT and thedigital controller 102 can adjust VDP directly for fast and coarse control of this output voltage. -
FIG. 13 illustrates an embodiment of a circuit 1300 for adjusting the level of the input to DAC2 110 so that the control signal is maintained within the precision ofDAC2 110. Thecomparators 1112 perform the threshold analysis described above, but with the target reference of the output voltage VREF. VREF often equals or is a fixed portion of the desired output voltage. For example, there may be two upper threshold levels and two lower threshold levels. During a switching period, logic and counter circuitry 1302 counts how many clock pulses occur when the difference between VOUT and VREF exceeds any of the comparator thresholds during the measurement period. For example, there may be 128 system clock pulses during each measurement period. The logic and counter circuitry 1302 counts the number of clock pulses which occur for each of the comparator thresholds. Thus, each threshold level has a clock count value associated with it. Each bin of count values associated with a comparator threshold below VOUT is assigned a negative (or positive) sign and each bin associated with a comparator threshold above VOUT is assigned a positive (or negative) sign. Thedigital controller 102 combines the different sign values at the end of each measurement period to form a composite value representing whether VOUT tended to be above or below VREF during the measurement period. The composite value is stored in a circular buffer 1304. Thedigital controller 102 uses the different stored values to adjust the analog PWM reference signal (VDP) output byDAC2 110 by modifying the corresponding control signal input toDAC2 110. This way, the digital control signal input toDAC2 110 does not exceed the precision ofDAC2 110. -
FIG. 14 illustrates an embodiment of thedigital controller logic 1400 used to process the composite count values stored in the circular buffer 1304. Thelogic 1400 analyzes different groups of past composite values to determine how VDP should be adjusted. For purely illustrative purposes only, thelogic 1400 uses the last 4, 8, 16 and 32 composite values stored in the circular buffer 1304. Particularly, afirst combiner 1402 combines the last 4 composite count values, asecond combiner 1404 combines the last 8 composite count values, athird combiner 1406 combines the last 16 composite count values and afourth combiner 1408 combines the last 32 composite count values. - Four corresponding gain terms (K4, K8, K16 and K32) are assigned to each of the four different combiner outputs, respectively. The gain stage outputs are combined by a
fifth combiner 1410, the output of which is input to asixth combiner 1412. The output of thesixth combiner 1412 is sampled by a sample-and-hold latch 1414 during a sampling period (TSW). The output of the sample-and-hold latch 1414 forms the analog PWM reference signal (VDP) input to thePWM comparator 108 which is also fed back to thesixth combiner 1412 through adelay stage 1416. As such thelogic 1400 evaluates how well VOUT is being regulated over the last 4, 8, 16 and 32 measurement periods (or any other desirable measurement periods). The count value accumulated over the last 4 measurement periods corresponds to the highest signal frequency, the count value accumulated over the last 32 measurement periods corresponds to the lowest signal frequency and so on. Thus, thedigital controller logic 1400 can accumulate and weight the different composite count values based on frequency, e.g., by choosing appropriate gain factors. The different frequency components indicate how well VOUT is being regulated and what modifications, if any, should be made to the control signals programmed by thedigital controller 102. Accordingly, the mixed-signal controller 1100 can adjust both VREF and VDP to ensure efficient and reliable system operation. - Spatially relative terms such as “under”, “below”, “lower”, “over”, “upper”, and the like, are used for ease of description to explain the positioning of one element relative to a second element. These terms are intended to encompass different orientations of the device in addition to different orientations than those depicted in the figures. Further, terms such as “first”, “second”, and the like, are also used to describe various elements, regions, sections, etc and are also not intended to be limiting. Like terms refer to like elements throughout the description.
- As used herein, the terms “having”, “containing”, “including”, “comprising” and the like are open ended terms that indicate the presence of stated elements or features, but do not preclude additional elements or features. The articles “a”, “an” and “the” are intended to include the plural as well as the singular, unless the context clearly indicates otherwise.
- With the above range of variations and applications in mind, it should be understood that the present invention is not limited by the foregoing description, nor is it limited by the accompanying drawings. Instead, the present invention is limited only by the following claims and their legal equivalents.
Claims (29)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/371,799 US7772904B1 (en) | 2009-02-16 | 2009-02-16 | Voltage level converter with mixed signal controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/371,799 US7772904B1 (en) | 2009-02-16 | 2009-02-16 | Voltage level converter with mixed signal controller |
Publications (2)
Publication Number | Publication Date |
---|---|
US7772904B1 US7772904B1 (en) | 2010-08-10 |
US20100208789A1 true US20100208789A1 (en) | 2010-08-19 |
Family
ID=42536555
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/371,799 Active US7772904B1 (en) | 2009-02-16 | 2009-02-16 | Voltage level converter with mixed signal controller |
Country Status (1)
Country | Link |
---|---|
US (1) | US7772904B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100253414A1 (en) * | 2009-01-26 | 2010-10-07 | Fujitsu Microelectronics Limited | Sampling |
DE102015225829A1 (en) * | 2015-09-04 | 2017-03-09 | Dialog Semiconductor (Uk) Limited | DAC servo |
WO2017058438A1 (en) * | 2015-09-30 | 2017-04-06 | Apple Inc. | Multi-phase buck converter with phase individual output voltage error feedback with transconductance amplifier |
CN107222189A (en) * | 2017-05-03 | 2017-09-29 | 中国科学院微电子研究所 | A kind of digital pulse width modulator |
US20180232268A1 (en) * | 2017-02-13 | 2018-08-16 | Endura Technologies LLC | Realtime critical timing path potential fault event detection and prevention for embedded cores |
US10811970B2 (en) | 2016-07-01 | 2020-10-20 | Dialog Semiconductor (Uk) Limited | AVP combined with DAC servo |
US10831250B2 (en) | 2017-02-13 | 2020-11-10 | Chaoyang Semiconductor Jiangyin Technology Co., Ltd. | In-circuit supply transient scope |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5679681B2 (en) * | 2009-03-25 | 2015-03-04 | ローム株式会社 | Oscillation circuit and switching power supply |
US8085005B2 (en) * | 2009-06-18 | 2011-12-27 | Micrel, Inc. | Buck-boost converter with sample and hold circuit in current loop |
US8643318B2 (en) * | 2011-04-22 | 2014-02-04 | Hamilton Sundstrand Corporation | High-resolution and low-resolution sensors for phase detection |
US9564948B2 (en) * | 2011-11-18 | 2017-02-07 | Nxp B.V. | 3-level bridge driver with single supply and low common mode EMI emission |
US9091741B2 (en) * | 2012-12-05 | 2015-07-28 | Nxp B.V. | Proportional-integral-derivative (PID) analog controller and a method for testing a PID analog controller of a DC/DC converter |
US10110122B2 (en) | 2014-04-01 | 2018-10-23 | Virginia Tech Intellectual Properties, Inc. | Transient performance improvement for constant on-time power converters |
US10673328B2 (en) * | 2015-04-07 | 2020-06-02 | Virginia Tech Intellectual Properties, Inc. | Inverse charge current mode (IQCM) control for power converter |
US9692232B2 (en) | 2015-11-13 | 2017-06-27 | University Of Macau | Mixed signal controller |
TWI599870B (en) | 2016-03-25 | 2017-09-21 | 威盛電子股份有限公司 | Operation system and control method thereof |
US11811314B2 (en) * | 2020-12-30 | 2023-11-07 | Texas Instruments Incorporated | Multi-mode power converter with programmable control |
CN114696621A (en) * | 2020-12-30 | 2022-07-01 | 恩智浦美国有限公司 | Configurable control loop arrangement |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6055168A (en) * | 1998-03-04 | 2000-04-25 | National Semiconductor Corporation | Capacitor DC-DC converter with PFM and gain hopping |
US6366070B1 (en) * | 2001-07-12 | 2002-04-02 | Analog Devices, Inc. | Switching voltage regulator with dual modulation control scheme |
US6815936B2 (en) * | 2002-08-21 | 2004-11-09 | Intersil Americas Inc. | Closed loop diode emulator for DC-DC converter |
US7075280B2 (en) * | 2003-07-02 | 2006-07-11 | Sigmatel, Inc. | Pulse-skipping PFM DC-DC converter using a voltage mode control loop |
US7139180B1 (en) * | 2004-09-15 | 2006-11-21 | Edward Herbert | Three phase buck power converters having input current control |
US20080042632A1 (en) * | 2003-02-10 | 2008-02-21 | Alain Chapuis | Self tracking adc for digital power supply control systems |
US7345464B2 (en) * | 2004-09-16 | 2008-03-18 | Semiconductor Components Industries, L.L.C. | PWM power supply controller having multiple PWM signal assertions and method therefor |
US7428159B2 (en) * | 2005-03-31 | 2008-09-23 | Silicon Laboratories Inc. | Digital PWM controller |
US20080252280A1 (en) * | 2007-04-10 | 2008-10-16 | Aleksandar Prodic | Continuous-time digital controller for high-frequency dc-dc converters |
US7459864B2 (en) * | 2004-03-15 | 2008-12-02 | Philips Solid-State Lighting Solutions, Inc. | Power control methods and apparatus |
-
2009
- 2009-02-16 US US12/371,799 patent/US7772904B1/en active Active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6055168A (en) * | 1998-03-04 | 2000-04-25 | National Semiconductor Corporation | Capacitor DC-DC converter with PFM and gain hopping |
US6366070B1 (en) * | 2001-07-12 | 2002-04-02 | Analog Devices, Inc. | Switching voltage regulator with dual modulation control scheme |
US6815936B2 (en) * | 2002-08-21 | 2004-11-09 | Intersil Americas Inc. | Closed loop diode emulator for DC-DC converter |
US20080042632A1 (en) * | 2003-02-10 | 2008-02-21 | Alain Chapuis | Self tracking adc for digital power supply control systems |
US7075280B2 (en) * | 2003-07-02 | 2006-07-11 | Sigmatel, Inc. | Pulse-skipping PFM DC-DC converter using a voltage mode control loop |
US7459864B2 (en) * | 2004-03-15 | 2008-12-02 | Philips Solid-State Lighting Solutions, Inc. | Power control methods and apparatus |
US7139180B1 (en) * | 2004-09-15 | 2006-11-21 | Edward Herbert | Three phase buck power converters having input current control |
US7345464B2 (en) * | 2004-09-16 | 2008-03-18 | Semiconductor Components Industries, L.L.C. | PWM power supply controller having multiple PWM signal assertions and method therefor |
US7428159B2 (en) * | 2005-03-31 | 2008-09-23 | Silicon Laboratories Inc. | Digital PWM controller |
US20080252280A1 (en) * | 2007-04-10 | 2008-10-16 | Aleksandar Prodic | Continuous-time digital controller for high-frequency dc-dc converters |
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100253414A1 (en) * | 2009-01-26 | 2010-10-07 | Fujitsu Microelectronics Limited | Sampling |
US8547160B2 (en) | 2009-01-26 | 2013-10-01 | Fujitsu Semiconductor Limited | Sampling |
US8643428B2 (en) * | 2009-01-26 | 2014-02-04 | Fujitsu Semiconductor Limited | Sampling |
US8643403B2 (en) | 2009-01-26 | 2014-02-04 | Fujitsu Semiconductor Limited | Sampling |
US8643429B2 (en) | 2009-01-26 | 2014-02-04 | Fujitsu Semiconductor Limited | Sampling |
US8907715B2 (en) | 2009-01-26 | 2014-12-09 | Fujitsu Semiconductor Limited | Sampling |
US8928358B2 (en) | 2009-01-26 | 2015-01-06 | Fujitsu Semiconductor Limited | Sampling |
US9444479B2 (en) | 2009-01-26 | 2016-09-13 | Socionext Inc. | Analogue-to-digital conversion circuitry |
DE102015225829A1 (en) * | 2015-09-04 | 2017-03-09 | Dialog Semiconductor (Uk) Limited | DAC servo |
US10505450B2 (en) | 2015-09-04 | 2019-12-10 | Dialog Semiconductor (Uk) Limited | DAC servo |
DE102015225829B4 (en) | 2015-09-04 | 2019-06-27 | Dialog Semiconductor (Uk) Limited | DAC servo |
US10116210B2 (en) | 2015-09-04 | 2018-10-30 | Dialog Semiconductor (Uk) Limited | DAC servo |
GB2556602A (en) * | 2015-09-30 | 2018-05-30 | Apple Inc | Multi-phase buck converter with phase individual output voltage error feedback with transconductance amplifier |
CN107996018A (en) * | 2015-09-30 | 2018-05-04 | 苹果公司 | Use the multi-phase and step-down converter with mutually single output voltage error feedback of trsanscondutance amplifier |
WO2017058438A1 (en) * | 2015-09-30 | 2017-04-06 | Apple Inc. | Multi-phase buck converter with phase individual output voltage error feedback with transconductance amplifier |
US10520970B2 (en) | 2015-09-30 | 2019-12-31 | Apple Inc. | Multi-phase current mode control loop incorporating a distributed transconductance stage |
GB2556602B (en) * | 2015-09-30 | 2022-02-16 | Apple Inc | Multi-phase buck converter with phase individual output voltage error feedback with transconductance amplifier |
US10811970B2 (en) | 2016-07-01 | 2020-10-20 | Dialog Semiconductor (Uk) Limited | AVP combined with DAC servo |
US20180232268A1 (en) * | 2017-02-13 | 2018-08-16 | Endura Technologies LLC | Realtime critical timing path potential fault event detection and prevention for embedded cores |
CN110692028A (en) * | 2017-02-13 | 2020-01-14 | 朝阳半导体技术江阴有限公司 | Real-time critical timing path latent fault event detection and prevention for embedded cores |
EP3568734A4 (en) * | 2017-02-13 | 2020-01-15 | Chaoyang Semiconductor Jiangyin Technology Co., Ltd. | Realtime critical timing path potential fault event detection and prevention for embedded cores |
US10831250B2 (en) | 2017-02-13 | 2020-11-10 | Chaoyang Semiconductor Jiangyin Technology Co., Ltd. | In-circuit supply transient scope |
US10838796B2 (en) * | 2017-02-13 | 2020-11-17 | Chaoyang Semiconductor Jiangyin Technology Co., Ltd. | Realtime critical timing path potential fault event detection and prevention for embedded cores |
CN107222189A (en) * | 2017-05-03 | 2017-09-29 | 中国科学院微电子研究所 | A kind of digital pulse width modulator |
Also Published As
Publication number | Publication date |
---|---|
US7772904B1 (en) | 2010-08-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7772904B1 (en) | Voltage level converter with mixed signal controller | |
US9201438B2 (en) | Buck DC-DC converter with accuracy enhancement | |
US7830132B2 (en) | Output ripple control circuit and method for a PWM system | |
US11381167B2 (en) | Power converter with slope compensation | |
TWI462439B (en) | A kind of switch control circuit and the method thereof | |
US7619395B2 (en) | End-point prediction scheme for voltage regulators | |
KR101045718B1 (en) | Constant on-time regulator with increased maximum duty cycle | |
US20120299568A1 (en) | Step-up/down dc-dc converter and switching control circuit | |
JP2005525774A (en) | Synthetic ripple regulator | |
WO2015105601A1 (en) | Circuits and techniques for improving regulation in a regulator having more than one mode of operation | |
US11527956B2 (en) | Control circuit for an electronic converter, related integrated circuit, electronic converter and method | |
EP1797492A1 (en) | A controller | |
US10734899B2 (en) | DC-DC converter with a pulse-skipping mode (PSM) transitions controller | |
US20080197826A1 (en) | Switching power supply controller with transient gain change | |
JP2008263714A (en) | Control circuit of dc-dc converter, dc-dc converter and power supply voltage feeding method | |
CN115176418A (en) | Method, system and apparatus for constant high switching frequency and narrow duty cycle PWM control of DC-DC converters and accurate PFM control at light loads | |
US7560916B2 (en) | Voltage-locked loop | |
US11616442B2 (en) | Inductor current dependent pulse width modulator in a SIMO converter | |
US8106639B1 (en) | Feed forward control of switching regulator | |
US10243464B2 (en) | Power regulator with prevention of inductor current reversal | |
US8018207B2 (en) | Switching regulator | |
US11594960B2 (en) | Control circuit for on-time generation during output voltage scaling for buck converter | |
US20200228009A1 (en) | Power converter with multi-mode timing control | |
WO2013030948A1 (en) | Dc/dc converter | |
US11411556B2 (en) | Duty cycle control for switching power converters |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES NORTH AMERICA CORP., CALIFOR Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:COOKE, PHILIP;REEL/FRAME:022283/0513 Effective date: 20090216 |
|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES NORTH AMERICA CORP.;REEL/FRAME:022386/0023 Effective date: 20090310 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |