US20100176482A1 - Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation - Google Patents
Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation Download PDFInfo
- Publication number
- US20100176482A1 US20100176482A1 US12/352,077 US35207709A US2010176482A1 US 20100176482 A1 US20100176482 A1 US 20100176482A1 US 35207709 A US35207709 A US 35207709A US 2010176482 A1 US2010176482 A1 US 2010176482A1
- Authority
- US
- United States
- Prior art keywords
- layer
- back gate
- substrate
- insulating layer
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76275—Vertical isolation by bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76283—Lateral isolation by refilling of trenches with dielectric material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
Definitions
- the present invention relates generally to semiconductor device manufacturing techniques and, more particularly, to low cost fabrication of double buried oxide (BOX), back gate (DBBG) silicon-on-insulator (SOI) wafers with subsequent dual-depth self-aligned shallow trench isolation (STI).
- BOX double buried oxide
- DBBG back gate
- SOI silicon-on-insulator
- a thin silicon layer is formed over an insulating layer, such as silicon oxide, which in turn is formed over a bulk substrate.
- This insulating layer is often referred to as a buried oxide (BOX) layer or simply a BOX.
- BOX buried oxide
- the thin silicon layer is divided into active regions by shallow trench isolation (STI), which intersects the BOX, providing a total isolation for the active regions.
- Sources and drains of field effect transistors (FETs) are formed, for example, by ion implantation of N-type and/or P-type dopant material into the thin silicon layer with a channel region between the source and drain using the gate pattern to self-define the channel region.
- gates Prior to the formation of sources and drains, gates are formed on top of the channel region, for example, by deposition of a gate dielectric and conductor on the top surface of the thin silicon, followed by photolithographic patterning, and etching.
- Back gates can also be formed under the active region on a single BOX SOI wafer using the BOX layer as the back-gate dielectric, and can be defined by either P+ or N+ implantation.
- Transistors with back gates typically use relatively thin silicon and BOX layers to enable fully depleted device operation with a threshold voltage which is responsive to the back gate.
- Such FETs built in thin SOI technology with back gates have significant advantages such as, for example, reduced short channel effects, less threshold variability due to body doping fluctuations, and ability to use the back gate voltage to adjust the threshold.
- double BOX substrates may also be used in forming transistor devices having dual gate electrodes formed both above and below the transistor channel region.
- the conductive gate material formed below the device channel also referred to as a back gate, is separated from the SOI active layer by a first BOX, and is separated from the substrate by a second BOX.
- DBBG double BOX back gate
- a method of forming a semiconductor wafer structure for integrated circuit devices includes forming a first substrate portion having a first bulk substrate, a sacrificial layer formed on the first bulk substrate, a semiconductor layer formed on the sacrificial layer, a first insulating layer formed on the semiconductor layer, an electrically conductive layer formed over the first insulating layer, and a second insulating layer, suitable for bonding to another insulating layer, formed on the electrically conductive layer; forming a second substrate portion having a second bulk substrate and a third insulating layer formed on the second bulk substrate; bonding the second substrate portion to the first substrate portion so as to define a bonding interface between the second and third insulating layers; separating the resulting bonded structure at a location within the first bulk substrate or the sacrificial layer and removing any remaining portion of the first bulk substrate; and removing any remaining portion of the sacrificial layer so as to define a double buried insulator back gate semiconductor-on-insulator wafer structure
- a method of forming a double buried insulator back gate semiconductor-on-insulator wafer structure for integrated circuit devices includes forming a first substrate portion having a first bulk substrate, a sacrificial layer formed on the first bulk substrate, a semiconductor layer formed on the sacrificial layer, a first insulating layer formed on the semiconductor layer, an electrically conductive layer formed over the first insulating layer, and a second insulating layer, suitable for bonding to another insulating layer, formed on the electrically conductive layer; forming a second substrate portion having a second bulk substrate and a third insulating layer formed on the second bulk substrate; implanting a hydrogen species through the second insulating layer, the electrically conductive layer, the first insulating layer and the semiconductor layer, stopping within or beyond the sacrificial layer; bonding the second substrate portion to the first substrate portion so as to define a bonding interface between the second and third insulating layers; performing an annealing procedure so as to create a front of connecting voids
- a method of forming a double buried oxide (BOX), back gate (DBBG) silicon-on-insulator (SOI) wafer structure for integrated circuit devices includes forming a first substrate portion having a first bulk silicon substrate, a silicon germanium (SiGe) layer epitaxially grown on the first bulk silicon substrate, a silicon layer epitaxially grown on the SiGe layer, a first oxide layer thermally grown or deposited on the silicon layer, an etch stop layer deposited on the first oxide layer, an electrically conductive back gate layer formed on the etch stop layer, and a second oxide layer thermally grown or deposited on the back gate layer; forming a second substrate portion having a second bulk silicon substrate and a third oxide layer thermally grown or deposited on the second bulk substrate; implanting a hydrogen species through the second oxide layer, the electrically conductive back gate layer, the etch stop layer, the first oxide layer and the silicon layer, stopping within or beyond the SiGe layer; bonding the second substrate portion to the first substrate portion so as to define
- a semiconductor substrate structure for integrated circuit devices includes a bulk substrate; a first insulating layer formed on the bulk silicon substrate, the first insulating layer corresponding to a lower insulating layer; an electrically conductive back gate layer formed on the lower insulating layer; a second insulating layer formed on the back gate layer, the second insulating layer comprising an etch stop layer having a dielectric constant greater than 4.0; a third insulating layer formed on the etch stop layer, with the second and third insulating layers, in combination, corresponding to an upper insulating layer; and a semiconductor-on-insulator layer formed on the upper insulating layer.
- a method of implementing dual-depth shallow trench isolation (STI) formation in a semiconductor wafer includes forming a hardmask layer over a double buried insulator back gate semiconductor-on-insulator substrate, the double buried insulator back gate semiconductor-on-insulator substrate comprising a bulk substrate, a lower insulating layer formed on the bulk substrate, an electrically conductive back gate layer formed over the lower insulating layer, an upper insulating layer formed over the back gate layer, and a semiconductor-on-insulator layer formed on the upper insulating layer; patterning the hardmask layer and etching through the semiconductor-on-insulator layer so as to form shallow active area level STI recesses; forming a photoresist layer over the substrate and lithographically patterning the photoresist layer to selectively expose part of one or more of the active area level STI recesses; etching through any remaining portion of the upper insulating layer and the back gate layer, thereby forming one or more deep back gate level STI recesses
- a semiconductor substrate structure with self-aligned, dual-depth shallow trench isolation (STI) for integrated circuit devices includes a double buried insulator back gate semiconductor-on-insulator substrate, the double buried insulator back gate semiconductor-on-insulator substrate comprising a bulk substrate, a lower insulating layer formed on the bulk substrate, an electrically conductive back gate layer formed over the lower insulating layer, an upper insulating layer formed over the back gate layer, and a semiconductor-on-insulator layer formed on the upper insulating layer; a plurality of shallow active area level STI recesses formed through the semiconductor-on-insulator layer; one or more deep back gate level STI recesses formed through the upper insulating layer and the back gate layer, the one or more deep back gate level STI recesses having portions thereof self-aligned to portions of one or more of the shallow active area level recesses; and both the shallow active area STI recesses and the one or more self-aligned deep back gate level STI recesses filled with one
- FIGS. 1-9 are various cross-sectional views illustrating a method of forming a double buried oxide (BOX), back gate (DBBG) silicon-on-insulator (SOI) wafer structure, in accordance with an embodiment of the invention, where in particular:
- FIGS. 1 and 2 illustrate the formation of a first substrate portion used for the DBBG SOI structure
- FIG. 3 illustrates a hydrogen species implanted into the silicon germanium (SiGe) layer of the first substrate portion
- FIG. 4 illustrates the formation of a second substrate portion used for the DBBG SOI structure
- FIG. 5 illustrates the bonding of the first substrate portion to the second substrate portion
- FIG. 6 illustrates an annealing procedure to form a fracture front in the SiGe layer of the bonded structure
- FIG. 7 illustrates the removal of a top portion of the bonded structure following separation at the SiGe layer
- FIG. 8 illustrates the remaining bottom portion of the bonded structure and remaining SiGe layer following wafer separation
- FIG. 9 illustrates the completed DBBG SOI wafer structure following removal of the remaining SiGe layer and final bonding annealing procedure.
- FIGS. 10-18 are various top and cross sectional views illustrating a subsequent self-aligned dual-depth shallow trench isolation process for the DBBG SOI wafer structure prior to front gate formation, in accordance with a further embodiment of the invention.
- the embodiments utilize partially processed bulk silicon wafers that are bonded at one location and then subsequently separated at another location to form a double BOX structure, and with the least need for highly uniform chemical mechanical polishing (CMP) in the substrate fabrication.
- CMP chemical mechanical polishing
- FIG. 1 illustrates the formation of a first substrate portion 100 , in which a bulk silicon substrate 102 has a sacrificial silicon germanium (SiGe) layer 104 (e.g., 5-1000 nanometers (nm) in thickness) deposited thereon, at an exemplary Ge concentration of about 10-35%.
- SiGe silicon germanium
- the SiGe is followed by a thin layer 106 (e.g., about 5-50 nm) of epitaxially grown silicon that will ultimately serve as the SOI layer of the double BOX structure.
- the silicon layer 106 may be formed in the same processing step as the SiGe layer (e.g., by shutting off a Ge gas source after completion of the SiGe layer formation).
- a relatively thin (e.g., about 5-20 nm) oxide layer 108 is thermally grown or deposited on top of the silicon layer 106 .
- the oxide layer 108 may be thermally grown or deposited at a temperature of about 600-800° C., for example.
- an etch stop layer 110 is deposited at a thickness of about 5-10 nm on the oxide layer 108 .
- the etch stop layer 110 is an insulator which may be a high dielectric constant (high-K) material such as, for example, SiN, HfO 2 , HfSiO 2 , Al 2 O 3 , etc.
- high-K high dielectric constant
- a “high-K” material may refer to any material having a dielectric constant substantially greater than 4.0.
- an electrically conductive layer 112 of back gate material e.g., amorphous silicon, doped or undoped polysilicon, metal, metal silicide, metal nitride, etc.
- back gate material e.g., amorphous silicon, doped or undoped polysilicon, metal, metal silicide, metal nitride, etc.
- another oxide layer 114 (e.g., about 10-25 nm) is thermally grown or deposited on the back gate layer 112 , which defines a subsequent oxide bonding interface.
- a hydrogen implant step is performed (as indicated by the arrows) in order to insert a layer of hydrogen species within or beyond the SiGe layer 104 , in accordance with the well known Smart-Cut® process described in U.S. Pat. No. 5,374,564.
- the hydrogen species implant conditions should be such that the species stops or peaks at a suitable location such as in the SiGe layer 104 , as indicated by implant region 116 in FIG. 3 .
- FIG. 4 there is shown the formation of a second substrate portion 200 , in which another bulk silicon substrate 202 has an oxide layer 204 (e.g., 10-100 nanometers (nm) in thickness) thermally grown or deposited thereon.
- FIG. 5 illustrates the bonding of the first substrate portion 100 to the second substrate portion 200 , wherein the deposited oxide layer 114 of the first substrate portion 100 is bonded to the oxide layer 204 of the second substrate portion 200 through oxide-to-oxide bonding.
- layers 114 and 204 combine to define a lower BOX layer for a double BOX substrate.
- a first annealing procedure (e.g., at about 300° C.) is performed in order to enhance the bonding interface between layers 114 and 204 .
- the structure undergoes a second annealing procedure (at a higher temperature than the first annealing procedure, e.g., at about 400° C.) so as to cause the hydrogen species to form a front of connecting voids 602 of hydride regions within the SiGe layer 104 .
- the structure is then fractured along the front as shown in FIG. 7 .
- the top portion including bulk substrate 102 and a portion of SiGe layer 104 is then removed, leaving the structure as shown in FIG. 8 in which a portion of the SiGe layer 104 remains following wafer separation.
- any remaining portion of the first silicon substrate 102 is removed, for example, by polishing or by a selective wet etch with respect to silicon (e.g., a tetramethylammonium hydroxide (TMAH) etch), and the remaining SiGe layer 104 is removed using an etch selective with respect to SiGe such as a hot Huang A type solution (NH 4 OH:H 2 O 2 :H 2 O).
- a selective wet etch with respect to silicon e.g., a tetramethylammonium hydroxide (TMAH) etch
- TMAH tetramethylammonium hydroxide
- the DBBG SOI structure 900 is formed in a manner such that an expensive SOI starting substrate is not used beforehand, and in a manner where the thickness of the remaining SOI layer 106 and the dielectric layers 108 and 110 are all well controlled.
- the etch stop layer 110 over the conductive back gate layer 112 provides a wet and dry etch isolation from a subsequent dual-depth shallow trench isolation (STI) fabrication process for both the back gate and the active regions, and serves as a current leakage barrier for subsequent device operations.
- STI shallow trench isolation
- the DBBG SOI structure 900 as shown in FIG. 9 can be used in a subsequent dual-depth, self-aligned STI formation process in which, for example, transistor areas may be defined and dielectrically isolated by shallow STI regions within the SOI layer, and functional dielectrically-isolated back gates for individual transistors or groups of transistors may be defined by deeper STI regions passing through the back gate layer.
- FIG. 10 there is shown a top view of a DBBG SOI structure, following patterning of a hardmask layer (not shown in FIG. 10 ) and etching of the SOI layer 106 and upper BOX layer 108 (not seen in FIG.
- FIG. 10 Also shown in FIG. 10 and depicted by dashed regions 1002 are the relative locations of subsequently formed front gate structures (i.e., above the active area of the SOI layer 106 ), as well as the location of source/drain diffusion region subsequently implanted within the active area to define transistor devices.
- FIG. 11( a ) is a cross sectional view of the structure taken along the arrows A-A in FIG. 10
- FIG. 11( b ) is a cross sectional view of the structure taken along the arrows B-B in FIG. 10
- the backgate layer 112 can be surrounded by a lower layer of silicon nitride (SiN) and an upper layer of SiN 110 to act as a dopant diffusion barrier, in the event that polysilicon is the selected material of choice for the back gate layer 112 .
- SiN silicon nitride
- an active area hardmask 1106 may include, for example, an SiN layer 1110 and a high density plasma (HDP) deposited oxide layer 1108 .
- HDP high density plasma
- the isolation between adjacent active areas in the SOI layer 106 is depicted as shallow STI recesses 1112 for transistor device isolation. Portions of one or more of the STI recesses 1112 at this level will also define lower and deeper STI recesses at the back gate level, which in turn will be self-aligned to the corresponding shallower STI recesses at the SOI level.
- FIG. 13( a ) is a cross sectional view taken along the arrows A-A in FIG. 12
- FIG. 13( b ) is a cross sectional view taken along the arrows B-B in FIG. 12 .
- the deeper back gate level STI recess(es) are defined by etching, beginning with the etch stop layer 110 (using a separate etch chemistry with respect to the SOI level shallower STI etching), through the back gate layer 112 (again changing etch chemistry), and stopping on or in the lower BOX 902 .
- a top view following the deeper back gate STI etch is shown in FIG. 14 .
- FIG. 15 is a cross sectional view taken along the arrows A-A in FIG. 14 . In particular, FIG. 15 illustrates a deeper recess 1502 for a back gate level STI.
- FIG. 16 shows the structure in FIG. 15 after the STI fill process.
- the wafer is then treated with a high-temperature annealing procedure (e.g., at 1000° C.) to render densification of the deposited STI fill materials that are to be processed for the subsequent chemical and mechanical polish (CMP).
- CMP chemical and mechanical polish
- the deposited STI fill materials are thinned down by the chemical and mechanical polish (CMP) process and polished into the SiN layer 1110 by certain depth (e.g., 10-15 nm).
- FIG. 17 shows both the shallower and the deeper STI structures after the CMP process.
- the active area hardmask 1106 is removed by chemical etching (using different chemicals to remove the SiN layer 1110 and the HDP oxide layer 1108 ).
- FIG. 18 shows that the shallower STI 1802 and the deeper STI 1804 , formed by the self-aligned process, facilitate dielectric isolations between the FETs and between the back gate areas for NFET and PFET.
Abstract
Description
- The present invention relates generally to semiconductor device manufacturing techniques and, more particularly, to low cost fabrication of double buried oxide (BOX), back gate (DBBG) silicon-on-insulator (SOI) wafers with subsequent dual-depth self-aligned shallow trench isolation (STI).
- In SOI technology, a thin silicon layer is formed over an insulating layer, such as silicon oxide, which in turn is formed over a bulk substrate. This insulating layer is often referred to as a buried oxide (BOX) layer or simply a BOX. For a single BOX SOI wafer, the thin silicon layer is divided into active regions by shallow trench isolation (STI), which intersects the BOX, providing a total isolation for the active regions. Sources and drains of field effect transistors (FETs) are formed, for example, by ion implantation of N-type and/or P-type dopant material into the thin silicon layer with a channel region between the source and drain using the gate pattern to self-define the channel region. Prior to the formation of sources and drains, gates are formed on top of the channel region, for example, by deposition of a gate dielectric and conductor on the top surface of the thin silicon, followed by photolithographic patterning, and etching. Back gates can also be formed under the active region on a single BOX SOI wafer using the BOX layer as the back-gate dielectric, and can be defined by either P+ or N+ implantation. Transistors with back gates typically use relatively thin silicon and BOX layers to enable fully depleted device operation with a threshold voltage which is responsive to the back gate. Such FETs built in thin SOI technology with back gates have significant advantages such as, for example, reduced short channel effects, less threshold variability due to body doping fluctuations, and ability to use the back gate voltage to adjust the threshold.
- In addition to single BOX SOI substrates, double BOX substrates may also be used in forming transistor devices having dual gate electrodes formed both above and below the transistor channel region. The conductive gate material formed below the device channel, also referred to as a back gate, is separated from the SOI active layer by a first BOX, and is separated from the substrate by a second BOX.
- Typically, in order to manufacture such a double BOX wafer having an upper BOX and a lower BOX therein, at least one preformed SOI wafer is used as a starting substrate. However, the cost of preformed SOI wafers is usually several times that of device-quality bulk silicon wafers. Thus, purchasing SOI wafers as a starting substrate adds to the cost of forming a double BOX SOI wafer. Moreover, conventional double BOX back gate (DBBG) SOI wafers formed without providing well defined n-well and p-well isolation can result in unacceptably large junction and/or current leakage during back gate device operations. Accordingly, it would be desirable to be able to fabricate a substrate such as a double BOX back gate (DBBG) SOI wafer, with or without additional structures located therein, at a lower cost with respect to conventional processes and in a manner that also provides better isolation to alleviate the current leakage problem.
- In an exemplary embodiment, a method of forming a semiconductor wafer structure for integrated circuit devices includes forming a first substrate portion having a first bulk substrate, a sacrificial layer formed on the first bulk substrate, a semiconductor layer formed on the sacrificial layer, a first insulating layer formed on the semiconductor layer, an electrically conductive layer formed over the first insulating layer, and a second insulating layer, suitable for bonding to another insulating layer, formed on the electrically conductive layer; forming a second substrate portion having a second bulk substrate and a third insulating layer formed on the second bulk substrate; bonding the second substrate portion to the first substrate portion so as to define a bonding interface between the second and third insulating layers; separating the resulting bonded structure at a location within the first bulk substrate or the sacrificial layer and removing any remaining portion of the first bulk substrate; and removing any remaining portion of the sacrificial layer so as to define a double buried insulator back gate semiconductor-on-insulator wafer structure, wherein the first insulating layer comprises an upper insulating layer, the bonded second and third insulating layers together comprise a lower insulating layer, the semiconductor layer comprises a semiconductor-on-insulator layer, the electrically conductive layer comprises a back gate layer, and the second bulk substrate comprises a bulk substrate of the double buried insulator back gate semiconductor-on-insulator wafer structure.
- In another embodiment, a method of forming a double buried insulator back gate semiconductor-on-insulator wafer structure for integrated circuit devices includes forming a first substrate portion having a first bulk substrate, a sacrificial layer formed on the first bulk substrate, a semiconductor layer formed on the sacrificial layer, a first insulating layer formed on the semiconductor layer, an electrically conductive layer formed over the first insulating layer, and a second insulating layer, suitable for bonding to another insulating layer, formed on the electrically conductive layer; forming a second substrate portion having a second bulk substrate and a third insulating layer formed on the second bulk substrate; implanting a hydrogen species through the second insulating layer, the electrically conductive layer, the first insulating layer and the semiconductor layer, stopping within or beyond the sacrificial layer; bonding the second substrate portion to the first substrate portion so as to define a bonding interface between the second and third insulating layers; performing an annealing procedure so as to create a front of connecting voids corresponding to a location of the hydrogen species; separating the bonded structure along the void front; and removing any remaining part of the first bulk substrate and the sacrificial layer on the semiconductor layer so as to define the double buried insulator back gate semiconductor-on-insulator wafer structure, wherein the first insulating layer comprises an upper insulating layer, the bonded second and third insulating layers together comprise a lower insulating layer, the semiconductor layer comprises a semiconductor-on-insulator layer, the electrically conductive layer comprises a back gate layer, and the second bulk substrate comprises a bulk substrate of the double buried insulator back gate semiconductor-on-insulator wafer structure.
- In another embodiment, a method of forming a double buried oxide (BOX), back gate (DBBG) silicon-on-insulator (SOI) wafer structure for integrated circuit devices includes forming a first substrate portion having a first bulk silicon substrate, a silicon germanium (SiGe) layer epitaxially grown on the first bulk silicon substrate, a silicon layer epitaxially grown on the SiGe layer, a first oxide layer thermally grown or deposited on the silicon layer, an etch stop layer deposited on the first oxide layer, an electrically conductive back gate layer formed on the etch stop layer, and a second oxide layer thermally grown or deposited on the back gate layer; forming a second substrate portion having a second bulk silicon substrate and a third oxide layer thermally grown or deposited on the second bulk substrate; implanting a hydrogen species through the second oxide layer, the electrically conductive back gate layer, the etch stop layer, the first oxide layer and the silicon layer, stopping within or beyond the SiGe layer; bonding the second substrate portion to the first substrate portion so as to define a bonding interface between the second and third oxide layers; performing a first annealing procedure to enhance oxide-to-oxide bonding between the second and third oxide layers; performing a second annealing procedure at a higher temperature than the first annealing procedure so as to create a front of connecting voids corresponding to a location of the hydrogen species; separating the bonded structure along the void front; and removing any remaining part of the first bulk silicon substrate and the SiGe layer on the silicon layer so as to define the DBBG SOI wafer structure, wherein the first oxide layer and the etch stop layer comprise an upper BOX, the bonded second and third oxide layers together comprise a lower BOX, the silicon layer comprises a silicon-on-insulator (SOI) layer, the back gate layer is disposed between the upper BOX and the lower BOX, and the second bulk silicon substrate comprises a bulk substrate of the DBBG SOI wafer structure.
- In still another embodiment, a semiconductor substrate structure for integrated circuit devices includes a bulk substrate; a first insulating layer formed on the bulk silicon substrate, the first insulating layer corresponding to a lower insulating layer; an electrically conductive back gate layer formed on the lower insulating layer; a second insulating layer formed on the back gate layer, the second insulating layer comprising an etch stop layer having a dielectric constant greater than 4.0; a third insulating layer formed on the etch stop layer, with the second and third insulating layers, in combination, corresponding to an upper insulating layer; and a semiconductor-on-insulator layer formed on the upper insulating layer.
- In still another embodiment, a method of implementing dual-depth shallow trench isolation (STI) formation in a semiconductor wafer includes forming a hardmask layer over a double buried insulator back gate semiconductor-on-insulator substrate, the double buried insulator back gate semiconductor-on-insulator substrate comprising a bulk substrate, a lower insulating layer formed on the bulk substrate, an electrically conductive back gate layer formed over the lower insulating layer, an upper insulating layer formed over the back gate layer, and a semiconductor-on-insulator layer formed on the upper insulating layer; patterning the hardmask layer and etching through the semiconductor-on-insulator layer so as to form shallow active area level STI recesses; forming a photoresist layer over the substrate and lithographically patterning the photoresist layer to selectively expose part of one or more of the active area level STI recesses; etching through any remaining portion of the upper insulating layer and the back gate layer, thereby forming one or more deep back gate level STI recesses having portions thereof self-aligned to portions of one or more of the shallow active area level recesses; and filling both the shallow active area STI recesses and the self-aligned deep back gate level STI recesses with one or more insulating materials, and thereafter planarizing the one or more filled insulating materials.
- In still another embodiment, a semiconductor substrate structure with self-aligned, dual-depth shallow trench isolation (STI) for integrated circuit devices includes a double buried insulator back gate semiconductor-on-insulator substrate, the double buried insulator back gate semiconductor-on-insulator substrate comprising a bulk substrate, a lower insulating layer formed on the bulk substrate, an electrically conductive back gate layer formed over the lower insulating layer, an upper insulating layer formed over the back gate layer, and a semiconductor-on-insulator layer formed on the upper insulating layer; a plurality of shallow active area level STI recesses formed through the semiconductor-on-insulator layer; one or more deep back gate level STI recesses formed through the upper insulating layer and the back gate layer, the one or more deep back gate level STI recesses having portions thereof self-aligned to portions of one or more of the shallow active area level recesses; and both the shallow active area STI recesses and the one or more self-aligned deep back gate level STI recesses filled with one or more insulating materials.
- Referring to the exemplary drawings wherein like elements are numbered alike in the several Figures:
-
FIGS. 1-9 are various cross-sectional views illustrating a method of forming a double buried oxide (BOX), back gate (DBBG) silicon-on-insulator (SOI) wafer structure, in accordance with an embodiment of the invention, where in particular: -
FIGS. 1 and 2 illustrate the formation of a first substrate portion used for the DBBG SOI structure; -
FIG. 3 illustrates a hydrogen species implanted into the silicon germanium (SiGe) layer of the first substrate portion; -
FIG. 4 illustrates the formation of a second substrate portion used for the DBBG SOI structure; -
FIG. 5 illustrates the bonding of the first substrate portion to the second substrate portion; -
FIG. 6 illustrates an annealing procedure to form a fracture front in the SiGe layer of the bonded structure; -
FIG. 7 illustrates the removal of a top portion of the bonded structure following separation at the SiGe layer; -
FIG. 8 illustrates the remaining bottom portion of the bonded structure and remaining SiGe layer following wafer separation; -
FIG. 9 illustrates the completed DBBG SOI wafer structure following removal of the remaining SiGe layer and final bonding annealing procedure; and -
FIGS. 10-18 are various top and cross sectional views illustrating a subsequent self-aligned dual-depth shallow trench isolation process for the DBBG SOI wafer structure prior to front gate formation, in accordance with a further embodiment of the invention. - Disclosed herein is a method of fabricating low cost DBBG SOI wafers by eliminating the use of more expensive, preformed SOI wafers as a starting substrate. In brief, the embodiments utilize partially processed bulk silicon wafers that are bonded at one location and then subsequently separated at another location to form a double BOX structure, and with the least need for highly uniform chemical mechanical polishing (CMP) in the substrate fabrication. It should be understood that although terms such as “BOX” and “SOI” originate from specific acronyms in the art that define certain materials (e.g., oxide, silicon), such terms may also be applied to other materials such as insulators and semiconductors in general. That is, SOI can also describe other semiconductors besides silicon on insulators, and BOX can refer to other buried insulator materials besides oxides.
-
FIG. 1 illustrates the formation of afirst substrate portion 100, in which abulk silicon substrate 102 has a sacrificial silicon germanium (SiGe) layer 104 (e.g., 5-1000 nanometers (nm) in thickness) deposited thereon, at an exemplary Ge concentration of about 10-35%. The SiGe is followed by a thin layer 106 (e.g., about 5-50 nm) of epitaxially grown silicon that will ultimately serve as the SOI layer of the double BOX structure. Thesilicon layer 106 may be formed in the same processing step as the SiGe layer (e.g., by shutting off a Ge gas source after completion of the SiGe layer formation). Then, a relatively thin (e.g., about 5-20 nm)oxide layer 108 is thermally grown or deposited on top of thesilicon layer 106. Theoxide layer 108 may be thermally grown or deposited at a temperature of about 600-800° C., for example. - As further shown in
FIG. 1 , anetch stop layer 110 is deposited at a thickness of about 5-10 nm on theoxide layer 108. Theetch stop layer 110 is an insulator which may be a high dielectric constant (high-K) material such as, for example, SiN, HfO2, HfSiO2, Al2O3, etc. As used herein, a “high-K” material may refer to any material having a dielectric constant substantially greater than 4.0. Then, an electricallyconductive layer 112 of back gate material (e.g., amorphous silicon, doped or undoped polysilicon, metal, metal silicide, metal nitride, etc.) of about 20-100 nm in thickness is deposited on the high-Ketch stop layer 110. - In
FIG. 2 , another oxide layer 114 (e.g., about 10-25 nm) is thermally grown or deposited on theback gate layer 112, which defines a subsequent oxide bonding interface. Then, as shown inFIG. 3 , a hydrogen implant step is performed (as indicated by the arrows) in order to insert a layer of hydrogen species within or beyond theSiGe layer 104, in accordance with the well known Smart-Cut® process described in U.S. Pat. No. 5,374,564. In order to prevent damage to the silicon (SOI)layer 106, the hydrogen species implant conditions should be such that the species stops or peaks at a suitable location such as in theSiGe layer 104, as indicated byimplant region 116 inFIG. 3 . - Referring next to
FIG. 4 , there is shown the formation of asecond substrate portion 200, in which anotherbulk silicon substrate 202 has an oxide layer 204 (e.g., 10-100 nanometers (nm) in thickness) thermally grown or deposited thereon.FIG. 5 illustrates the bonding of thefirst substrate portion 100 to thesecond substrate portion 200, wherein the depositedoxide layer 114 of thefirst substrate portion 100 is bonded to theoxide layer 204 of thesecond substrate portion 200 through oxide-to-oxide bonding. Thus bonded,layers layers - As then shown in
FIG. 6 , the structure undergoes a second annealing procedure (at a higher temperature than the first annealing procedure, e.g., at about 400° C.) so as to cause the hydrogen species to form a front of connectingvoids 602 of hydride regions within theSiGe layer 104. The structure is then fractured along the front as shown inFIG. 7 . The top portion includingbulk substrate 102 and a portion ofSiGe layer 104 is then removed, leaving the structure as shown inFIG. 8 in which a portion of theSiGe layer 104 remains following wafer separation. Again, it will be appreciated that in the event theimplant region 116 is substantially defined beyond theSiGe layer 104 and into thebulk silicon substrate 102 during the implant procedure ofFIG. 3 , then the separation along the front inFIG. 7 would be depicted withinbulk silicon substrate 102, and a portion thereof would remain atop the structure shown inFIG. 8 . - Next, any remaining portion of the
first silicon substrate 102 is removed, for example, by polishing or by a selective wet etch with respect to silicon (e.g., a tetramethylammonium hydroxide (TMAH) etch), and theremaining SiGe layer 104 is removed using an etch selective with respect to SiGe such as a hot Huang A type solution (NH4OH:H2O2:H2O). Finally, another annealing procedure (at a higher temperature than the second annealing procedure, e.g., at about 800-1000° C.) is then performed to further enhance the oxide-to-oxide bonding. As shown inFIG. 9 , this results in a double BOX backgate structure 900 having abulk substrate 202, a lower BOX layer 902 (having the oxide bonding interface therein) over thesubstrate 202, a conductiveback gate layer 112 over thelower BOX layer 902, anetch stop layer 110 over the conductiveback gate layer 112, anupper BOX layer 108 over the high-Ketch stop layer 110 and anSOI layer 106 over theupper BOX layer 108. Moreover, theDBBG SOI structure 900 is formed in a manner such that an expensive SOI starting substrate is not used beforehand, and in a manner where the thickness of the remainingSOI layer 106 and thedielectric layers etch stop layer 110 over the conductiveback gate layer 112 provides a wet and dry etch isolation from a subsequent dual-depth shallow trench isolation (STI) fabrication process for both the back gate and the active regions, and serves as a current leakage barrier for subsequent device operations. - The
DBBG SOI structure 900 as shown inFIG. 9 can be used in a subsequent dual-depth, self-aligned STI formation process in which, for example, transistor areas may be defined and dielectrically isolated by shallow STI regions within the SOI layer, and functional dielectrically-isolated back gates for individual transistors or groups of transistors may be defined by deeper STI regions passing through the back gate layer. Referring now toFIG. 10 , there is shown a top view of a DBBG SOI structure, following patterning of a hardmask layer (not shown inFIG. 10 ) and etching of theSOI layer 106 and upper BOX layer 108 (not seen inFIG. 10 ), stopping on the high-Ketch stop layer 110 so as to formactive area mesas 106. Also shown inFIG. 10 and depicted by dashedregions 1002 are the relative locations of subsequently formed front gate structures (i.e., above the active area of the SOI layer 106), as well as the location of source/drain diffusion region subsequently implanted within the active area to define transistor devices. -
FIG. 11( a) is a cross sectional view of the structure taken along the arrows A-A inFIG. 10 , whileFIG. 11( b) is a cross sectional view of the structure taken along the arrows B-B inFIG. 10 . It will first be noted that in addition to the substrate layers shown and described in conjunction withFIGS. 1-9 , thebackgate layer 112 can be surrounded by a lower layer of silicon nitride (SiN) and an upper layer ofSiN 110 to act as a dopant diffusion barrier, in the event that polysilicon is the selected material of choice for theback gate layer 112. In this embodiment, such SiN layers (e.g., about 5-10 nm in thickness) would be formed immediately before and after the formation of back gate layer inFIG. 1 . As also shown inFIG. 11( a), anactive area hardmask 1106 may include, for example, anSiN layer 1110 and a high density plasma (HDP) depositedoxide layer 1108. - In both
FIGS. 11( a) and 11(b), the isolation between adjacent active areas in theSOI layer 106 is depicted asshallow STI recesses 1112 for transistor device isolation. Portions of one or more of the STI recesses 1112 at this level will also define lower and deeper STI recesses at the back gate level, which in turn will be self-aligned to the corresponding shallower STI recesses at the SOI level. - In the top view of
FIG. 12 , aphotoresist layer 1202 is used to cover the active areas of the device, followed by exposure and selective removal of the resist to expose a portion of one or more of the STI recesses 1112 where the deeper back gate level STI recesses are to be formed.FIG. 13( a) is a cross sectional view taken along the arrows A-A inFIG. 12 , whileFIG. 13( b) is a cross sectional view taken along the arrows B-B inFIG. 12 . - The deeper back gate level STI recess(es) are defined by etching, beginning with the etch stop layer 110 (using a separate etch chemistry with respect to the SOI level shallower STI etching), through the back gate layer 112 (again changing etch chemistry), and stopping on or in the
lower BOX 902. A top view following the deeper back gate STI etch is shown inFIG. 14 .FIG. 15 is a cross sectional view taken along the arrows A-A inFIG. 14 . In particular,FIG. 15 illustrates adeeper recess 1502 for a back gate level STI. - Both the shallower (1112) and the deeper (1502) STI recesses are filled with deposition of dielectric material(s) such as HDP oxide. Additional layers of other insulating materials can be included in the STI fill as well.
FIG. 16 shows the structure inFIG. 15 after the STI fill process. The wafer is then treated with a high-temperature annealing procedure (e.g., at 1000° C.) to render densification of the deposited STI fill materials that are to be processed for the subsequent chemical and mechanical polish (CMP). The deposited STI fill materials are thinned down by the chemical and mechanical polish (CMP) process and polished into theSiN layer 1110 by certain depth (e.g., 10-15 nm).FIG. 17 shows both the shallower and the deeper STI structures after the CMP process. - In
FIG. 18 , theactive area hardmask 1106 is removed by chemical etching (using different chemicals to remove theSiN layer 1110 and the HDP oxide layer 1108). In particular,FIG. 18 shows that theshallower STI 1802 and thedeeper STI 1804, formed by the self-aligned process, facilitate dielectric isolations between the FETs and between the back gate areas for NFET and PFET. - While the invention has been described with reference to a preferred embodiment or embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from the essential scope thereof. Therefore, it is intended that the invention not be limited to the particular embodiment disclosed as the best mode contemplated for carrying out this invention, but that the invention will include all embodiments falling within the scope of the appended claims.
Claims (29)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/352,077 US20100176482A1 (en) | 2009-01-12 | 2009-01-12 | Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation |
US13/350,889 US8877606B2 (en) | 2009-01-12 | 2012-01-16 | Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/352,077 US20100176482A1 (en) | 2009-01-12 | 2009-01-12 | Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/350,889 Division US8877606B2 (en) | 2009-01-12 | 2012-01-16 | Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100176482A1 true US20100176482A1 (en) | 2010-07-15 |
Family
ID=42318460
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/352,077 Abandoned US20100176482A1 (en) | 2009-01-12 | 2009-01-12 | Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation |
US13/350,889 Expired - Fee Related US8877606B2 (en) | 2009-01-12 | 2012-01-16 | Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/350,889 Expired - Fee Related US8877606B2 (en) | 2009-01-12 | 2012-01-16 | Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation |
Country Status (1)
Country | Link |
---|---|
US (2) | US20100176482A1 (en) |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100176495A1 (en) * | 2009-01-12 | 2010-07-15 | International Business Machines Corporation | Low cost fabrication of double box back gate silicon-on-insulator wafers |
US20100187607A1 (en) * | 2009-01-12 | 2010-07-29 | International Business Machines Corporation | Low cost fabrication of double box back gate silicon-on-insulator wafers with built-in shallow trench isolation in back gate layer |
WO2011054852A1 (en) * | 2009-11-06 | 2011-05-12 | International Business Machines Corporation | Hybrid double box back gate silicon-on-insulator wafers with enhanced mobility channels |
US20110171792A1 (en) * | 2010-01-08 | 2011-07-14 | International Business Machines Corporation | Back-gated fully depleted soi transistor |
US20110223725A1 (en) * | 2010-03-12 | 2011-09-15 | Samsung Electronics Co., Ltd. | Methods of manufacturing buried wiring type substrate and semiconductor device incorporating buried wiring type substrate |
US20120153393A1 (en) * | 2010-12-17 | 2012-06-21 | Institute of Microelectronics, Chinese Academy of Sciences | Transistor, Semiconductor Device Comprising the Transistor and Method for Manufacturing the Same |
US8293615B2 (en) | 2011-03-24 | 2012-10-23 | International Business Machines Corporation | Self-aligned dual depth isolation and method of fabrication |
US8445356B1 (en) | 2012-01-05 | 2013-05-21 | International Business Machines Corporation | Integrated circuit having back gating, improved isolation and reduced well resistance and method to fabricate same |
US20140070357A1 (en) * | 2012-09-12 | 2014-03-13 | International Business Machines Corporation | Soi device with embedded liner in box layer to limit sti recess |
US8877606B2 (en) | 2009-01-12 | 2014-11-04 | International Business Machines Corporation | Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation |
US8890247B2 (en) | 2012-10-15 | 2014-11-18 | International Business Machines Corporation | Extremely thin semiconductor-on-insulator with back gate contact |
US20150243740A1 (en) * | 2014-02-24 | 2015-08-27 | International Business Machines Corporation | Boron rich nitride cap for total ionizing dose mitigation in soi devices |
US10535564B2 (en) * | 2015-06-24 | 2020-01-14 | Invensas Corporation | Structures and methods for reliable packages |
CN110875241A (en) * | 2018-08-29 | 2020-03-10 | 台湾积体电路制造股份有限公司 | Method for forming a semiconductor-on-insulator (SOI) substrate |
FR3091010A1 (en) | 2018-12-24 | 2020-06-26 | Soitec | SEMICONDUCTOR TYPE STRUCTURE FOR DIGITAL AND RADIO FREQUENCY APPLICATIONS, AND METHOD FOR MANUFACTURING SUCH A STRUCTURE |
FR3091004A1 (en) | 2018-12-24 | 2020-06-26 | Soitec | SEMICONDUCTOR TYPE STRUCTURE FOR DIGITAL AND RADIO FREQUENCY APPLICATIONS |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108666265B (en) * | 2018-04-17 | 2021-01-15 | Tcl华星光电技术有限公司 | Thin film transistor substrate and preparation method thereof |
US10943814B1 (en) * | 2019-08-21 | 2021-03-09 | Globalfoundries U.S. Inc. | Etch stop member in buried insulator of SOI substrate to reduce contact edge punch through |
Citations (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5882987A (en) * | 1997-08-26 | 1999-03-16 | International Business Machines Corporation | Smart-cut process for the production of thin semiconductor material films |
US6057212A (en) * | 1998-05-04 | 2000-05-02 | International Business Machines Corporation | Method for making bonded metal back-plane substrates |
US6083797A (en) * | 1998-10-20 | 2000-07-04 | Winbond Electronics Corporation | Buried shallow trench isolation and method for forming the same |
US6093623A (en) * | 1998-08-04 | 2000-07-25 | Micron Technology, Inc. | Methods for making silicon-on-insulator structures |
US6228691B1 (en) * | 1999-06-30 | 2001-05-08 | Intel Corp. | Silicon-on-insulator devices and method for producing the same |
US6566158B2 (en) * | 2001-08-17 | 2003-05-20 | Rosemount Aerospace Inc. | Method of preparing a semiconductor using ion implantation in a SiC layer |
US6580128B2 (en) * | 2000-01-07 | 2003-06-17 | Sony Corporation | Semiconductor substrate, semiconductor device, and processes of production of same |
US20030186073A1 (en) * | 2000-01-20 | 2003-10-02 | Amberwave Systems Corporation | Heterointegration of materials using deposition and bonding |
US20050067055A1 (en) * | 2003-09-30 | 2005-03-31 | International Business Machines Corporation | Thin buried oxides by low-dose oxygen implantation into modified silicon |
US20050181612A1 (en) * | 2003-06-17 | 2005-08-18 | Brask Justin K. | Chemical thinning of silicon body of an SOI substrate |
US7008857B2 (en) * | 2002-08-26 | 2006-03-07 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Recycling a wafer comprising a buffer layer, after having separated a thin layer therefrom |
US20060057836A1 (en) * | 2004-09-10 | 2006-03-16 | Agency For Science, Technology And Research | Method of stacking thin substrates by transfer bonding |
US7018873B2 (en) * | 2003-08-13 | 2006-03-28 | International Business Machines Corporation | Method of making a device threshold control of front-gate silicon-on-insulator MOSFET using a self-aligned back-gate |
US20060172505A1 (en) * | 2005-01-31 | 2006-08-03 | Koester Steven J | Structure and method of integrating compound and elemental semiconductors for high-performace CMOS |
US20060231873A1 (en) * | 2005-04-14 | 2006-10-19 | International Business Machines Corporation | PLANAR DUAL-GATE FIELD EFFECT TRANSISTORS (FETs) |
US7132339B2 (en) * | 2001-11-02 | 2006-11-07 | International Business Machines Corporation | Transistor structure with thick recessed source/drain structures and fabrication process of same |
US20060284251A1 (en) * | 2005-06-16 | 2006-12-21 | International Business Machines Corporation | Coplanar silicon-on-insulator (SOI) regions of different crystal orientations and methods of making the same |
US20070034950A1 (en) * | 2005-08-09 | 2007-02-15 | Samsung Electronics Co., Ltd. | Semiconductor wafer and method of fabricating the same |
US20070122998A1 (en) * | 2004-09-28 | 2007-05-31 | Sharp Laboratories Of America, Inc. | Active silicon device on a cleaved silicon-on-insulator substrate |
US7235812B2 (en) * | 2004-09-13 | 2007-06-26 | International Business Machines Corporation | Method of creating defect free high Ge content (>25%) SiGe-on-insulator (SGOI) substrates using wafer bonding techniques |
US20070281441A1 (en) * | 2004-11-11 | 2007-12-06 | Siltronic Ag | Semiconductor substrate and process for producing it |
US20080001183A1 (en) * | 2005-10-28 | 2008-01-03 | Ashok Kumar Kapoor | Silicon-on-insulator (SOI) junction field effect transistor and method of manufacture |
US7323370B2 (en) * | 2001-06-06 | 2008-01-29 | International Business Machines Corporation | SOI device with reduced junction capacitance |
US7410904B2 (en) * | 2003-04-24 | 2008-08-12 | Hewlett-Packard Development Company, L.P. | Sensor produced using imprint lithography |
US20090127591A1 (en) * | 2007-11-19 | 2009-05-21 | Semiconductor Energy Laboratory Co, Ltd. | Semiconductor substrate, semiconductor device, and manufacturing method thereof |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2681472B1 (en) | 1991-09-18 | 1993-10-29 | Commissariat Energie Atomique | PROCESS FOR PRODUCING THIN FILMS OF SEMICONDUCTOR MATERIAL. |
FR2715502B1 (en) | 1994-01-26 | 1996-04-05 | Commissariat Energie Atomique | Structure having cavities and method for producing such a structure. |
JPH10223900A (en) * | 1996-12-03 | 1998-08-21 | Toshiba Corp | Semiconductor device and its manufacture |
US6576957B2 (en) * | 2000-12-31 | 2003-06-10 | Texas Instruments Incorporated | Etch-stopped SOI back-gate contact |
US6849518B2 (en) * | 2002-05-07 | 2005-02-01 | Intel Corporation | Dual trench isolation using single critical lithographic patterning |
US7205185B2 (en) | 2003-09-15 | 2007-04-17 | International Busniess Machines Corporation | Self-aligned planar double-gate process by self-aligned oxidation |
US20050275018A1 (en) | 2004-06-10 | 2005-12-15 | Suresh Venkatesan | Semiconductor device with multiple semiconductor layers |
US7274073B2 (en) | 2004-10-08 | 2007-09-25 | International Business Machines Corporation | Integrated circuit with bulk and SOI devices connected with an epitaxial region |
US7605429B2 (en) | 2005-04-15 | 2009-10-20 | International Business Machines Corporation | Hybrid crystal orientation CMOS structure for adaptive well biasing and for power and performance enhancement |
US7102166B1 (en) | 2005-04-21 | 2006-09-05 | International Business Machines Corporation | Hybrid orientation field effect transistors (FETs) |
US7250656B2 (en) | 2005-08-19 | 2007-07-31 | International Business Machines Corporation | Hybrid-orientation technology buried n-well design |
WO2007030368A2 (en) | 2005-09-07 | 2007-03-15 | Amberwave Systems Corporation | Lattice-mismatched semiconductor structures on insulators and their fabrication methods |
JP4644577B2 (en) * | 2005-09-30 | 2011-03-02 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method of semiconductor device |
US7417288B2 (en) | 2005-12-19 | 2008-08-26 | International Business Machines Corporation | Substrate solution for back gate controlled SRAM with coexisting logic devices |
US7732287B2 (en) * | 2006-05-02 | 2010-06-08 | Honeywell International Inc. | Method of forming a body-tie |
US7436006B2 (en) | 2006-05-19 | 2008-10-14 | International Business Machines Corporation | Hybrid strained orientated substrates and devices |
US7439110B2 (en) | 2006-05-19 | 2008-10-21 | International Business Machines Corporation | Strained HOT (hybrid orientation technology) MOSFETs |
US7659579B2 (en) | 2006-10-06 | 2010-02-09 | International Business Machines Corporation | FETS with self-aligned bodies and backgate holes |
US8016941B2 (en) | 2007-02-05 | 2011-09-13 | Infineon Technologies Ag | Method and apparatus for manufacturing a semiconductor |
FR2917235B1 (en) | 2007-06-06 | 2010-09-03 | Soitec Silicon On Insulator | METHOD FOR PRODUCING HYBRID COMPONENTS |
JP2009064860A (en) | 2007-09-05 | 2009-03-26 | Renesas Technology Corp | Semiconductor device |
WO2009128776A1 (en) | 2008-04-15 | 2009-10-22 | Vallin Oerjan | Hybrid wafers with hybrid-oriented layer |
US20100176495A1 (en) | 2009-01-12 | 2010-07-15 | International Business Machines Corporation | Low cost fabrication of double box back gate silicon-on-insulator wafers |
US20100176482A1 (en) | 2009-01-12 | 2010-07-15 | International Business Machine Corporation | Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation |
US7943445B2 (en) | 2009-02-19 | 2011-05-17 | International Business Machines Corporation | Asymmetric junction field effect transistor |
US8008142B2 (en) | 2009-03-13 | 2011-08-30 | International Business Machines Corporation | Self-aligned Schottky diode |
US8193616B2 (en) | 2009-06-29 | 2012-06-05 | Kabushiki Kaisha Toshiba | Semiconductor device on direct silicon bonded substrate with different layer thickness |
US8193032B2 (en) | 2010-06-29 | 2012-06-05 | International Business Machines Corporation | Ultrathin spacer formation for carbon-based FET |
-
2009
- 2009-01-12 US US12/352,077 patent/US20100176482A1/en not_active Abandoned
-
2012
- 2012-01-16 US US13/350,889 patent/US8877606B2/en not_active Expired - Fee Related
Patent Citations (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5882987A (en) * | 1997-08-26 | 1999-03-16 | International Business Machines Corporation | Smart-cut process for the production of thin semiconductor material films |
US6057212A (en) * | 1998-05-04 | 2000-05-02 | International Business Machines Corporation | Method for making bonded metal back-plane substrates |
US6093623A (en) * | 1998-08-04 | 2000-07-25 | Micron Technology, Inc. | Methods for making silicon-on-insulator structures |
US6414361B2 (en) * | 1998-10-20 | 2002-07-02 | Winbond Electronics Corporation | Buried shallow trench isolation and method for forming the same |
US6246094B1 (en) * | 1998-10-20 | 2001-06-12 | Winbond Electronics Corporation | Buried shallow trench isolation and method for forming the same |
US6083797A (en) * | 1998-10-20 | 2000-07-04 | Winbond Electronics Corporation | Buried shallow trench isolation and method for forming the same |
US6228691B1 (en) * | 1999-06-30 | 2001-05-08 | Intel Corp. | Silicon-on-insulator devices and method for producing the same |
US6580128B2 (en) * | 2000-01-07 | 2003-06-17 | Sony Corporation | Semiconductor substrate, semiconductor device, and processes of production of same |
US20030186073A1 (en) * | 2000-01-20 | 2003-10-02 | Amberwave Systems Corporation | Heterointegration of materials using deposition and bonding |
US7323370B2 (en) * | 2001-06-06 | 2008-01-29 | International Business Machines Corporation | SOI device with reduced junction capacitance |
US6566158B2 (en) * | 2001-08-17 | 2003-05-20 | Rosemount Aerospace Inc. | Method of preparing a semiconductor using ion implantation in a SiC layer |
US7132339B2 (en) * | 2001-11-02 | 2006-11-07 | International Business Machines Corporation | Transistor structure with thick recessed source/drain structures and fabrication process of same |
US7008857B2 (en) * | 2002-08-26 | 2006-03-07 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Recycling a wafer comprising a buffer layer, after having separated a thin layer therefrom |
US7410904B2 (en) * | 2003-04-24 | 2008-08-12 | Hewlett-Packard Development Company, L.P. | Sensor produced using imprint lithography |
US20050181612A1 (en) * | 2003-06-17 | 2005-08-18 | Brask Justin K. | Chemical thinning of silicon body of an SOI substrate |
US7018873B2 (en) * | 2003-08-13 | 2006-03-28 | International Business Machines Corporation | Method of making a device threshold control of front-gate silicon-on-insulator MOSFET using a self-aligned back-gate |
US20050067055A1 (en) * | 2003-09-30 | 2005-03-31 | International Business Machines Corporation | Thin buried oxides by low-dose oxygen implantation into modified silicon |
US20060057836A1 (en) * | 2004-09-10 | 2006-03-16 | Agency For Science, Technology And Research | Method of stacking thin substrates by transfer bonding |
US7235812B2 (en) * | 2004-09-13 | 2007-06-26 | International Business Machines Corporation | Method of creating defect free high Ge content (>25%) SiGe-on-insulator (SGOI) substrates using wafer bonding techniques |
US20070122998A1 (en) * | 2004-09-28 | 2007-05-31 | Sharp Laboratories Of America, Inc. | Active silicon device on a cleaved silicon-on-insulator substrate |
US20070281441A1 (en) * | 2004-11-11 | 2007-12-06 | Siltronic Ag | Semiconductor substrate and process for producing it |
US20060172505A1 (en) * | 2005-01-31 | 2006-08-03 | Koester Steven J | Structure and method of integrating compound and elemental semiconductors for high-performace CMOS |
US20060231873A1 (en) * | 2005-04-14 | 2006-10-19 | International Business Machines Corporation | PLANAR DUAL-GATE FIELD EFFECT TRANSISTORS (FETs) |
US20080036000A1 (en) * | 2005-04-14 | 2008-02-14 | Anderson Brent A | PLANAR DUAL-GATE FIELD EFFECT TRANSISTORS (FETs) |
US20060284251A1 (en) * | 2005-06-16 | 2006-12-21 | International Business Machines Corporation | Coplanar silicon-on-insulator (SOI) regions of different crystal orientations and methods of making the same |
US20070034950A1 (en) * | 2005-08-09 | 2007-02-15 | Samsung Electronics Co., Ltd. | Semiconductor wafer and method of fabricating the same |
US20080001183A1 (en) * | 2005-10-28 | 2008-01-03 | Ashok Kumar Kapoor | Silicon-on-insulator (SOI) junction field effect transistor and method of manufacture |
US20090127591A1 (en) * | 2007-11-19 | 2009-05-21 | Semiconductor Energy Laboratory Co, Ltd. | Semiconductor substrate, semiconductor device, and manufacturing method thereof |
Cited By (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8227865B2 (en) | 2009-01-12 | 2012-07-24 | International Business Machines Corporation | Low cost fabrication of double box back gate silicon-on-insulator wafers with built-in shallow trench isolation in back gate layer |
US20100187607A1 (en) * | 2009-01-12 | 2010-07-29 | International Business Machines Corporation | Low cost fabrication of double box back gate silicon-on-insulator wafers with built-in shallow trench isolation in back gate layer |
US8877606B2 (en) | 2009-01-12 | 2014-11-04 | International Business Machines Corporation | Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation |
US20100176495A1 (en) * | 2009-01-12 | 2010-07-15 | International Business Machines Corporation | Low cost fabrication of double box back gate silicon-on-insulator wafers |
GB2487307B (en) * | 2009-11-06 | 2014-02-12 | Ibm | Hybrid double box back gate silicon-on-insulator wafers with enhanced mobility channels |
US8587063B2 (en) | 2009-11-06 | 2013-11-19 | International Business Machines Corporation | Hybrid double box back gate silicon-on-insulator wafers with enhanced mobility channels |
GB2487307A (en) * | 2009-11-06 | 2012-07-18 | Ibm | Hybrid double box back gate silicon-on-insulator wafers with enhanced mobility channels |
WO2011054852A1 (en) * | 2009-11-06 | 2011-05-12 | International Business Machines Corporation | Hybrid double box back gate silicon-on-insulator wafers with enhanced mobility channels |
US20110108943A1 (en) * | 2009-11-06 | 2011-05-12 | International Business Machines Corporation | Hybrid double box back gate silicon-on-insulator wafers with enhanced mobility channels |
US8030145B2 (en) * | 2010-01-08 | 2011-10-04 | International Business Machines Corporation | Back-gated fully depleted SOI transistor |
US20110171792A1 (en) * | 2010-01-08 | 2011-07-14 | International Business Machines Corporation | Back-gated fully depleted soi transistor |
US20110223725A1 (en) * | 2010-03-12 | 2011-09-15 | Samsung Electronics Co., Ltd. | Methods of manufacturing buried wiring type substrate and semiconductor device incorporating buried wiring type substrate |
US8324055B2 (en) * | 2010-03-12 | 2012-12-04 | Samsung Electronics Co., Ltd. | Methods of manufacturing buried wiring type substrate and semiconductor device incorporating buried wiring type substrate |
US8492210B2 (en) * | 2010-12-17 | 2013-07-23 | Institute of Microelectronics, Chinese Academy of Sciences | Transistor, semiconductor device comprising the transistor and method for manufacturing the same |
US20120153393A1 (en) * | 2010-12-17 | 2012-06-21 | Institute of Microelectronics, Chinese Academy of Sciences | Transistor, Semiconductor Device Comprising the Transistor and Method for Manufacturing the Same |
US8587086B2 (en) | 2011-03-24 | 2013-11-19 | International Business Machines Corporation | Self-aligned dual depth isolation and method of fabrication |
US8293615B2 (en) | 2011-03-24 | 2012-10-23 | International Business Machines Corporation | Self-aligned dual depth isolation and method of fabrication |
US8445356B1 (en) | 2012-01-05 | 2013-05-21 | International Business Machines Corporation | Integrated circuit having back gating, improved isolation and reduced well resistance and method to fabricate same |
US9202864B2 (en) | 2012-01-05 | 2015-12-01 | Globalfoundries Inc. | Integrated circuit having back gating, improved isolation and reduced well resistance and method to fabricate same |
US8987070B2 (en) * | 2012-09-12 | 2015-03-24 | International Business Machines Corporation | SOI device with embedded liner in box layer to limit STI recess |
US20140070357A1 (en) * | 2012-09-12 | 2014-03-13 | International Business Machines Corporation | Soi device with embedded liner in box layer to limit sti recess |
US8890247B2 (en) | 2012-10-15 | 2014-11-18 | International Business Machines Corporation | Extremely thin semiconductor-on-insulator with back gate contact |
US8901713B2 (en) | 2012-10-15 | 2014-12-02 | International Business Machines Corporation | Extremely thin semiconductor-on-insulator with back gate contact |
US9231063B2 (en) * | 2014-02-24 | 2016-01-05 | International Business Machines Corporation | Boron rich nitride cap for total ionizing dose mitigation in SOI devices |
US9484403B2 (en) | 2014-02-24 | 2016-11-01 | International Business Machines Corporation | Boron rich nitride cap for total ionizing dose mitigation in SOI devices |
US20150243740A1 (en) * | 2014-02-24 | 2015-08-27 | International Business Machines Corporation | Boron rich nitride cap for total ionizing dose mitigation in soi devices |
US11056390B2 (en) | 2015-06-24 | 2021-07-06 | Invensas Corporation | Structures and methods for reliable packages |
US10535564B2 (en) * | 2015-06-24 | 2020-01-14 | Invensas Corporation | Structures and methods for reliable packages |
CN110875241A (en) * | 2018-08-29 | 2020-03-10 | 台湾积体电路制造股份有限公司 | Method for forming a semiconductor-on-insulator (SOI) substrate |
US11830764B2 (en) | 2018-08-29 | 2023-11-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming a semiconductor-on-insulator (SOI) substrate |
FR3091010A1 (en) | 2018-12-24 | 2020-06-26 | Soitec | SEMICONDUCTOR TYPE STRUCTURE FOR DIGITAL AND RADIO FREQUENCY APPLICATIONS, AND METHOD FOR MANUFACTURING SUCH A STRUCTURE |
WO2020136343A1 (en) | 2018-12-24 | 2020-07-02 | Soitec | Semiconductor structure for digital and radiofrequency applications |
WO2020136342A1 (en) | 2018-12-24 | 2020-07-02 | Soitec | Semiconductor structure for digital and radiofrequency applications, and method for manufacturing such a structure |
CN113454768A (en) * | 2018-12-24 | 2021-09-28 | Soitec公司 | Semiconductor structure for digital and radio frequency applications |
FR3091004A1 (en) | 2018-12-24 | 2020-06-26 | Soitec | SEMICONDUCTOR TYPE STRUCTURE FOR DIGITAL AND RADIO FREQUENCY APPLICATIONS |
Also Published As
Publication number | Publication date |
---|---|
US8877606B2 (en) | 2014-11-04 |
US20120112309A1 (en) | 2012-05-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8877606B2 (en) | Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation | |
US8587063B2 (en) | Hybrid double box back gate silicon-on-insulator wafers with enhanced mobility channels | |
US8227865B2 (en) | Low cost fabrication of double box back gate silicon-on-insulator wafers with built-in shallow trench isolation in back gate layer | |
US8685847B2 (en) | Semiconductor device having localized extremely thin silicon on insulator channel region | |
US20100176495A1 (en) | Low cost fabrication of double box back gate silicon-on-insulator wafers | |
US8525292B2 (en) | SOI device with DTI and STI | |
US7923786B2 (en) | Selective silicon-on-insulator isolation structure and method | |
US7955919B2 (en) | Spacer-less transistor integration scheme for high-K gate dielectrics and small gate-to-gate spaces applicable to Si, SiGe and strained silicon schemes | |
US8125044B2 (en) | Semiconductor structure having a unidirectional and a bidirectional device and method of manufacture | |
US7884419B2 (en) | Semiconductor device and method of fabricating the same | |
WO2007020287A1 (en) | Dual trench isolation for cmos with hybrid orientations | |
US7960286B2 (en) | Narrow channel width effect modification in a shallow trench isolation device | |
US6403482B1 (en) | Self-aligned junction isolation | |
US20090261421A1 (en) | Semiconductor structure and method of manufacture | |
US7425475B2 (en) | Method for fabricating semiconductor device and semiconductor device | |
JP2012079746A (en) | Semiconductor device and manufacturing method for the same | |
US20090014810A1 (en) | Method for fabricating shallow trench isolation and method for fabricating transistor | |
US20090072310A1 (en) | Semiconductor structure including high voltage device | |
US9178070B2 (en) | Semiconductor structure and method for manufacturing the same | |
TW201501301A (en) | Silicon-on-insulator integrated circuits with local oxidation of silicon and methods for fabricating the same | |
US10079242B2 (en) | Logic and flash field-effect transistors | |
JP4288925B2 (en) | Semiconductor device and manufacturing method thereof | |
US6541348B1 (en) | Semiconductor device and manufacturing method thereof | |
US10170315B2 (en) | Semiconductor device having local buried oxide | |
US6855633B2 (en) | Method for fabricating semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DENNARD, ROBERT H.;GREENBERG, DAVID R.;MAJUMDAR, AMLAN;AND OTHERS;SIGNING DATES FROM 20081217 TO 20090106;REEL/FRAME:022090/0439 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |