US20100149011A1 - Superconducting analog-to-digital converter - Google Patents
Superconducting analog-to-digital converter Download PDFInfo
- Publication number
- US20100149011A1 US20100149011A1 US12/334,428 US33442808A US2010149011A1 US 20100149011 A1 US20100149011 A1 US 20100149011A1 US 33442808 A US33442808 A US 33442808A US 2010149011 A1 US2010149011 A1 US 2010149011A1
- Authority
- US
- United States
- Prior art keywords
- resonators
- adc
- comparator
- superconducting
- amplifiers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/402—Arrangements specific to bandpass modulators
- H03M3/404—Arrangements specific to bandpass modulators characterised by the type of bandpass filters used
- H03M3/408—Arrangements specific to bandpass modulators characterised by the type of bandpass filters used by the use of an LC circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/412—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M3/422—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
- H03M3/43—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a single bit one
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/436—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type
- H03M3/438—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type the modulator having a higher order loop filter in the feedforward path
- H03M3/454—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type the modulator having a higher order loop filter in the feedforward path with distributed feedback, i.e. with feedback paths from the quantiser output to more than one filter stage
Definitions
- the present invention relates to superconducting electronics.
- it relates to Analog-to-Digital Converters.
- Superconducting analog-to-digital (ADC) converters are based on the ultra fast switching times of Josephson junction (JJ) comparators. This permits fast sampling rates of tens of gigahertz, leading to some of the fastest circuits in any electronic technology, for both Nyquist-rate ADCs and oversampling (sigma-delta and delta type) ADCs.
- JJ Josephson junction
- Sigma-delta and delta type ADCs have already been reported in superconducting electronics.
- an explicit feedback loop was avoided making use of a special feature of Josephson circuits, known as implicit feedback.
- implicit feedback hitherto was limited to only a single stage of oversampled ADCs.
- a superconducting N th -order bandpass sigma-delta Analog-to-Digital Converter which has N resonators with N being at least 2.
- the ADC also may have N-1 amplifiers, where the amplifiers directionally couple sequential pairs of the resonators.
- the ADC further includes a Josephson Junction (JJ) comparator. All N resonators connect in parallel to the JJ comparator, and the JJ comparator is providing implicit feedback for all N resonators.
- JJ Josephson Junction
- a method for converting an electromagnetic analog signal into a digital signal implements an N th -order bandpass sigma-delta ADC, which implementation includes the following operations. Applying N resonators, and selecting N to be at least 2. Using amplifiers to directionally couple sequential pairs of the resonators. Connecting all N resonators in parallel to a JJ comparator, and receiving implicit feedback in all N resonators from the JJ comparator.
- FIG. 1 shows a block diagram of a superconducting N th -order bandpass sigma-delta ADC according to an embodiment of the present invention
- FIG. 2 shows a schematic diagram of a superconducting 3 d -order bandpass sigma-delta ADC according to an embodiment of the present invention
- FIG. 3 shows a circuit diagram of a superconducting 2 nd -order bandpass sigma-delta ADC according to an embodiment of the present invention
- FIG. 4A shows a measured output power spectrum of a superconducting 2 nd -order bandpass sigma-delta ADC according to an embodiment of the present invention.
- FIG. 4B shows a detailed view of a portion of the measured output power spectrum of a superconducting 2 nd -order bandpass sigma-delta ADC according to an embodiment of the present invention.
- JJ Josephson junction comparator
- SFQ single-flux-quantum
- SFQ single-flux-quantum
- Embodiments of the present invention exploit the quantum nature of the JJ comparator for using implicit feedback for all stages of multistage bandpass ADCs.
- FIG. 1A shows a block diagram of a superconducting N th -order bandpass sigma-delta ADC 100 according to an embodiment of the present invention.
- the block diagram of the figure explicitly shows 3 stages of the ⁇ ADC, and by obvious symmetry it is extended to indicate N stages. Being a multi-order ADC, by definition, N is at least 2.
- the terms “resonators” and “stages” are being used as equivalents for the present purposes, since it is known in the art that for multi-order bandpass ADC-s the number of resonators is defined as the number of stages, and as the order of the ADC.
- each type of element is marked only once with an indicator number: resonators 10 , amplifiers 20 .
- the N resonators 10 may be directionally coupled in sequential pairs by N-1 amplifiers 20 . This means that between any two resonators 10 there may be an amplifier 20 directed from the higher order resonator toward the lower order resonator.
- amplifier 2 is placed between resonator 3 and resonator 2 , such that it receives its input from the higher order resonator, resonator 3 in our example, and the amplifier output enters the lower order resonator, resonator 2 in our example.
- the role of the amplifiers may be to electrically decouple the resonators from one another. This decoupling, however may not be symmetrical, typically the higher order resonator is isolated from the influence of the lower order resonator; hence the use of the wording that the amplifiers 20 “directionally couple” sequential pairs of resonators 10 .
- the analog input signal may be in the 100 MHz to 100 GHz range.
- FIG. 1 shows a representative embodiment where the analog signal is coupled in parallel to all N resonators 10 . However, in general, it may not be necessary to couple the analog signal to all N resonators. Depending on a particular detail, or optimization, for instance, in regard to speed, or accuracy, one may couple the analog input signal only to one, or to a number less than N, of the resonators 10 .
- a resonator is strictly a passive device without a definite input and output port, one can functionally define input sides 10 ′′ and output sides 10 ′.
- the input side 10 ′′ is defined where the analog input signal is received, and the output side is defined toward the JJ comparator 30 .
- the amplifiers 20 receive their input from the output side 10 ′ of the resonators and feed their output to the input side 10 ′′ of the resonators 10 .
- the output side 10 ′ of the resonator first in order, resonator 1 is connected only to the JJ comparator 30 without entering an amplifier 20 . There are no lower order resonators from which resonator 1 would have to be isolated.
- the digital output of the ADC is produced by the clocked JJ comparator 30 .
- Such JJ comparators are known in the art.
- the JJ comparator provides an implicit feedback 50 for all N of the resonators.
- the ⁇ ADC of the embodiments of the present invention has no explicit feedback loop from the comparator to the resonators of the N stages.
- the signal frequency and the sampling frequency it is highly desirable for the signal frequency and the sampling frequency to be in certain specific ratios, with the sampling frequency 4 times the signal frequency being about optimal.
- H ( s ) H 1 ( s )+ H 2 ( s )+ H 3 ( s )+ G 1 H 1 ( s ) H 2 ( s )+ G 2 H 2 ( s ) H 3 ( s )+ G 1 G 2 H 1 ( s ) H 2 ( s ) H 3 ( s ).
- An ADC has many uses in various equipments. For instance, ⁇ ADC-s are extensively used in digital radio frequency receivers.
- FIG. 2 shows a schematic diagram of a superconducting 3 d -order bandpass ⁇ ADC according to an embodiment of the present invention.
- This figure is essentially an extension of the block diagram of FIG. 1 , showing actual circuit elements for a representative embodiment of the invention.
- the depiction of circuit elements in all the figures use conventional symbols, known in the art. Indicator numbers, just as in FIG. 1 , are used only once for multiple actuals of the same elements.
- the dotted lines circle groups of circuit elements which form the corresponding blocks of FIG. 1 .
- the elements making up the amplifiers 20 are shown for typical embodiments of the invention.
- the amplifiers 20 contain superconducting quantum interference devices (SQUIDs) that feed into Josephson transmission lines (JTLs).
- SQUIDs superconducting quantum interference devices
- JTLs Josephson transmission lines
- the SQUID inductively couples to the higher order resonator, and the JTL directly connects to the lower order resonator.
- direct correction is that of being connected by a wire. It has already been disclosed, see U.S. patent application Ser. No. 11/955,666 by D. Kirichenko, filed Dec. 13, 2007, that the SQUID/JTL combination provides amplification, and isolation between the resonators 10 .
- FIG. 3 shows a circuit diagram of a superconducting 2 nd -order bandpass ⁇ ADC according to an embodiment of the present invention.
- Being second order there are two resonators, a first 11 , and a second 12 .
- circuit elements making up specific blocks are encircled with dotted lines.
- the SQUID and the JTL in combination make up the amplifier directed from the second resonator 12 to the first resonator 11 .
- the JJ comparator 30 receives input 50 from both the first 11 and second 12 resonators, and on the same path 50 , the JJ comparator provides the implicit feedback.
- Such 2 nd -order ADCs may be the ones most commonly used in applications.
- the circuit diagram of FIG. 3 may serve as a basis for actual superconductor physical circuit layouts, possibly in thin film technology.
- the circuit may also serve as basis for numerical simulations.
- FIG. 3 shows a representative embodiment where the analog signal is coupled in parallel to both the first 11 and second 12 resonators. However, in general, it may not be necessary to couple the analog signal to both resonators. Depending on a particular detail, or optimization, for instance, in regard to speed, or accuracy, one may couple the analog input signal only to one of the two resonators.
- FIG. 4A shows a measured output power spectrum of a superconducting 2 nd order bandpass ⁇ ADC according to an embodiment of the present invention.
- the resonators are tuned to 710 MHz and 880 MHz, and the clock frequency for the JJ comparator is set to be 10.24 GHz.
- the noise reduction at the two resonator frequency bands clearly shows up, as well as the input signal at 796 MHz.
- the signal to noise ratio (SNR) of the spectrum is 31.6 dB, or 4.96 effective number of bits (ENOB) in a 660 to 915 MHz band.
- FIG. 4B shows a more detailed view of a portion of the measured output power spectrum of FIG. 4A , namely in the 500 to 1000 MHz band of interest.
Abstract
Description
- The present invention relates to superconducting electronics. In particular, it relates to Analog-to-Digital Converters.
- Superconducting analog-to-digital (ADC) converters are based on the ultra fast switching times of Josephson junction (JJ) comparators. This permits fast sampling rates of tens of gigahertz, leading to some of the fastest circuits in any electronic technology, for both Nyquist-rate ADCs and oversampling (sigma-delta and delta type) ADCs.
- One well-known class of analog-to-digital converters is based on oversampling, in which a single-bit quantizer with feedback is used to generate a fast bit sequence that can accurately represent an analog input signal in the band of interest. Superconducting circuits based on Josephson junctions, in configurations known as rapid single-flux-quantum (RSFQ) logic, can switch on the picosecond timescale, leading to high sampling rates.
- Sigma-delta and delta type ADCs have already been reported in superconducting electronics. In some of these ADCs an explicit feedback loop was avoided making use of a special feature of Josephson circuits, known as implicit feedback. However, implicit feedback hitherto was limited to only a single stage of oversampled ADCs.
- A superconducting Nth-order bandpass sigma-delta Analog-to-Digital Converter (ADC) is disclosed, which has N resonators with N being at least 2. The ADC also may have N-1 amplifiers, where the amplifiers directionally couple sequential pairs of the resonators. The ADC further includes a Josephson Junction (JJ) comparator. All N resonators connect in parallel to the JJ comparator, and the JJ comparator is providing implicit feedback for all N resonators.
- A method for converting an electromagnetic analog signal into a digital signal is disclosed. The method implements an Nth-order bandpass sigma-delta ADC, which implementation includes the following operations. Applying N resonators, and selecting N to be at least 2. Using amplifiers to directionally couple sequential pairs of the resonators. Connecting all N resonators in parallel to a JJ comparator, and receiving implicit feedback in all N resonators from the JJ comparator.
- These and other features of the present invention will become apparent from the accompanying detailed description and drawings, wherein:
-
FIG. 1 shows a block diagram of a superconducting Nth-order bandpass sigma-delta ADC according to an embodiment of the present invention; -
FIG. 2 shows a schematic diagram of a superconducting 3d-order bandpass sigma-delta ADC according to an embodiment of the present invention; -
FIG. 3 shows a circuit diagram of a superconducting 2nd-order bandpass sigma-delta ADC according to an embodiment of the present invention; -
FIG. 4A shows a measured output power spectrum of a superconducting 2nd-order bandpass sigma-delta ADC according to an embodiment of the present invention; and -
FIG. 4B shows a detailed view of a portion of the measured output power spectrum of a superconducting 2nd-order bandpass sigma-delta ADC according to an embodiment of the present invention. - It is understood that sigma-delta (ΣΔ) analog-to-digital converters (ADC), also known as ΣΔ modulators, or delta-sigma (ΔΣ) modulators/ADCs, are well known in the electronic arts. Basic concepts of superconductor ADCs have been discussed already, for instance by O. A. Mukhanov et al. in “Superconductor Analog-to-Digital Converters”, Proc. IEEE, Vol. 92, pp. 1564-1584 (2004), incorporated herein by reference. A multistage bandpass ΣΔ ADC in fully superconducting technology has recently been disclosed in U.S. patent application Ser. No. 11/955,666 by D. Kirichenko, filed Dec. 13, 2007, incorporated herein by reference, and also reported at the Military Communications Conference, 2007. MILCOM 2007. IEEE, 29-31 Oct. 2007, Page(s): 1-5, Digital Object Identifier 10.1109/MILCOM.2007.4455052, by D. Kirichenko et al.
- Due to the quantum nature of a Josephson junction comparator (JJ), when the JJ is producing an output single-flux-quantum (SFQ) pulse, simultaneously a backwards pulse is emitted, as well. This effect has various uses in ADCs. For instance, it allowed for a multi level quantizer: U.S. patent application Ser. No. 12/212,605 by D. Kirichenko, filed Sep. 17, 2008, incorporated herein by reference. The same effect was also instrumental in using implicit feedback for a single stage ΣΔ ADC by Lee et al. U.S. Pat. No. 6,157,329, incorporated herein by reference, and for the first stage of a multistage ΣΔ ADC in the aforementioned U.S. patent application Ser. No. 11/955,666 by D. Kirichenko. Embodiments of the present invention exploit the quantum nature of the JJ comparator for using implicit feedback for all stages of multistage bandpass ADCs.
- The embodiments of the present disclosure are implemented in the general framework of superconductor RSFQ technology.
FIG. 1A shows a block diagram of a superconducting Nth-order bandpass sigma-delta ADC 100 according to an embodiment of the present invention. The block diagram of the figure explicitly shows 3 stages of the ΣΔ ADC, and by obvious symmetry it is extended to indicate N stages. Being a multi-order ADC, by definition, N is at least 2. The terms “resonators” and “stages” are being used as equivalents for the present purposes, since it is known in the art that for multi-order bandpass ADC-s the number of resonators is defined as the number of stages, and as the order of the ADC. - Since in
FIG. 1 there are multiple resonators and amplifiers shown in repetitive positions, for simplicity, each type of element is marked only once with an indicator number:resonators 10,amplifiers 20. TheN resonators 10 may be directionally coupled in sequential pairs by N-1amplifiers 20. This means that between any tworesonators 10 there may be anamplifier 20 directed from the higher order resonator toward the lower order resonator. For instance,amplifier 2 is placed betweenresonator 3 andresonator 2, such that it receives its input from the higher order resonator,resonator 3 in our example, and the amplifier output enters the lower order resonator,resonator 2 in our example. Apart of amplification, the role of the amplifiers may be to electrically decouple the resonators from one another. This decoupling, however may not be symmetrical, typically the higher order resonator is isolated from the influence of the lower order resonator; hence the use of the wording that theamplifiers 20 “directionally couple” sequential pairs ofresonators 10. - The analog input signal, typically, but not exclusively, may be in the 100 MHz to 100 GHz range.
FIG. 1 shows a representative embodiment where the analog signal is coupled in parallel to allN resonators 10. However, in general, it may not be necessary to couple the analog signal to all N resonators. Depending on a particular detail, or optimization, for instance, in regard to speed, or accuracy, one may couple the analog input signal only to one, or to a number less than N, of theresonators 10. - Although a resonator is strictly a passive device without a definite input and output port, one can functionally define
input sides 10″ andoutput sides 10′. In embodiments of the present invention theinput side 10″ is defined where the analog input signal is received, and the output side is defined toward theJJ comparator 30. Theamplifiers 20 receive their input from theoutput side 10′ of the resonators and feed their output to theinput side 10″ of theresonators 10. Theoutput side 10′ of the resonator first in order,resonator 1, is connected only to theJJ comparator 30 without entering anamplifier 20. There are no lower order resonators from whichresonator 1 would have to be isolated. - The digital output of the ADC is produced by the clocked
JJ comparator 30. Such JJ comparators are known in the art. The JJ comparator provides animplicit feedback 50 for all N of the resonators. The ΣΔ ADC of the embodiments of the present invention has no explicit feedback loop from the comparator to the resonators of the N stages. - Avoiding explicit feedback loops adds flexibility to the ADC design. In an ADC with explicit feedback loops it is highly desirable for the signal frequency and the sampling frequency to be in certain specific ratios, with the sampling frequency 4 times the signal frequency being about optimal. The embodiments of the ΣΔ ADC of the present disclosure, relying only on implicit feedback loops, have no such requirement; the sampling and the signal frequencies are not tied to one another.
- An Nth-order, with N being at least 2, bandpass ΣΔ ADC, without any explicit feedback loop, wholly relying on the implicit feedback due to the quantum nature of the JJ, has not been previously contemplated in the art.
- For better understanding the operation of the embodiment of the present invention, the following circuit expressions may be shown to hold. If for a 2nd order ADC the transfer functions of the individual resonators are H1(s) and H2(s) respectively, and G1 is the gain of the single amplifier, the loop filter transfer function is: H(s)=H1(s)+H2(s)+G1H1(s)H2(s); with “s”, as known in the art, being the complex frequency. This scheme may be extended to 3d order. If the transfer functions of the individual resonators are H1(s), H2(s) and H3(s) respectively, and the gains in the two amplifiers are G1 and G2, the loop filter transfer function is:
-
H(s)=H 1(s)+H 2(s)+H 3(s)+G 1 H 1(s)H 2(s)+G 2 H 2(s)H 3(s)+G 1 G 2 H 1(s)H 2(s)H 3(s). - The symmetry of the above expression shows how to extend the loop filter transfer function to the Nth order.
- An ADC has many uses in various equipments. For instance, ΣΔ ADC-s are extensively used in digital radio frequency receivers.
-
FIG. 2 shows a schematic diagram of a superconducting 3d-order bandpass ΣΔ ADC according to an embodiment of the present invention. This figure is essentially an extension of the block diagram ofFIG. 1 , showing actual circuit elements for a representative embodiment of the invention. The depiction of circuit elements in all the figures use conventional symbols, known in the art. Indicator numbers, just as inFIG. 1 , are used only once for multiple actuals of the same elements. The dotted lines circle groups of circuit elements which form the corresponding blocks ofFIG. 1 . - The elements making up the
amplifiers 20 are shown for typical embodiments of the invention. Theamplifiers 20 contain superconducting quantum interference devices (SQUIDs) that feed into Josephson transmission lines (JTLs). The SQUID inductively couples to the higher order resonator, and the JTL directly connects to the lower order resonator. As accepted in the art, in this disclosure, as well, the meaning of “direct correction” is that of being connected by a wire. It has already been disclosed, see U.S. patent application Ser. No. 11/955,666 by D. Kirichenko, filed Dec. 13, 2007, that the SQUID/JTL combination provides amplification, and isolation between theresonators 10. -
FIG. 3 shows a circuit diagram of a superconducting 2nd-order bandpass ΣΔ ADC according to an embodiment of the present invention. Being second order, there are two resonators, a first 11, and a second 12. Again, circuit elements making up specific blocks are encircled with dotted lines. The SQUID and the JTL in combination make up the amplifier directed from thesecond resonator 12 to thefirst resonator 11. The JJ comparator 30 receivesinput 50 from both the first 11 and second 12 resonators, and on thesame path 50, the JJ comparator provides the implicit feedback. Such 2nd-order ADCs may be the ones most commonly used in applications. The circuit diagram ofFIG. 3 may serve as a basis for actual superconductor physical circuit layouts, possibly in thin film technology. The circuit may also serve as basis for numerical simulations. -
FIG. 3 shows a representative embodiment where the analog signal is coupled in parallel to both the first 11 and second 12 resonators. However, in general, it may not be necessary to couple the analog signal to both resonators. Depending on a particular detail, or optimization, for instance, in regard to speed, or accuracy, one may couple the analog input signal only to one of the two resonators. -
FIG. 4A shows a measured output power spectrum of asuperconducting 2nd order bandpass ΣΔ ADC according to an embodiment of the present invention. The resonators are tuned to 710 MHz and 880 MHz, and the clock frequency for the JJ comparator is set to be 10.24 GHz. The noise reduction at the two resonator frequency bands clearly shows up, as well as the input signal at 796 MHz. The signal to noise ratio (SNR) of the spectrum is 31.6 dB, or 4.96 effective number of bits (ENOB) in a 660 to 915 MHz band. -
FIG. 4B shows a more detailed view of a portion of the measured output power spectrum ofFIG. 4A , namely in the 500 to 1000 MHz band of interest. These experimental results give confirmation on the operation of a multiple order ΣΔ ADC without explicit feedback loops, relying solely on implicit feedback. - In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention.
- Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature, or element, of any or all the claims.
- Many modifications and variations of the present invention are possible in light of the above teachings, and could be apparent for those skilled in the art. The scope of the invention is defined by the appended claims.
Claims (15)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/334,428 US7728748B1 (en) | 2008-12-12 | 2008-12-12 | Superconducting analog-to-digital converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/334,428 US7728748B1 (en) | 2008-12-12 | 2008-12-12 | Superconducting analog-to-digital converter |
Publications (2)
Publication Number | Publication Date |
---|---|
US7728748B1 US7728748B1 (en) | 2010-06-01 |
US20100149011A1 true US20100149011A1 (en) | 2010-06-17 |
Family
ID=42200203
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/334,428 Expired - Fee Related US7728748B1 (en) | 2008-12-12 | 2008-12-12 | Superconducting analog-to-digital converter |
Country Status (1)
Country | Link |
---|---|
US (1) | US7728748B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9577690B2 (en) | 2007-05-23 | 2017-02-21 | Hypres, Inc. | Wideband digital spectrometer |
WO2018060981A1 (en) * | 2016-09-28 | 2018-04-05 | International Business Machines Corporation | Quantum limited josephson amplifier |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8970217B1 (en) | 2010-04-14 | 2015-03-03 | Hypres, Inc. | System and method for noise reduction in magnetic resonance imaging |
US8401600B1 (en) * | 2010-08-02 | 2013-03-19 | Hypres, Inc. | Superconducting multi-bit digital mixer |
WO2012073117A1 (en) * | 2010-12-03 | 2012-06-07 | Marvell World Trade Ltd. | A continuous time sigma-delta adc with embedded low-pass filter |
US8416109B2 (en) | 2010-12-16 | 2013-04-09 | Hypres, Inc. | Superconducting analog-to-digital converter with current amplified feedback |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5341136A (en) * | 1992-09-16 | 1994-08-23 | Westinghouse Electric Corp. | Bandpass sigma-delta modulator for analog-to-digital converters |
US5351049A (en) * | 1992-08-26 | 1994-09-27 | Hewlett-Packard Company | Superconducting quantizer and A/D converter system |
US6157329A (en) * | 1997-09-15 | 2000-12-05 | Massachusetts Institute Of Technology | Bandpass sigma-delta modulator employing high-Q resonator for narrowband noise suppression |
US7038604B2 (en) * | 2004-05-14 | 2006-05-02 | Fujitsu Limited | Superconducting multi-stage sigma-delta modulator |
-
2008
- 2008-12-12 US US12/334,428 patent/US7728748B1/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5351049A (en) * | 1992-08-26 | 1994-09-27 | Hewlett-Packard Company | Superconducting quantizer and A/D converter system |
US5341136A (en) * | 1992-09-16 | 1994-08-23 | Westinghouse Electric Corp. | Bandpass sigma-delta modulator for analog-to-digital converters |
US6157329A (en) * | 1997-09-15 | 2000-12-05 | Massachusetts Institute Of Technology | Bandpass sigma-delta modulator employing high-Q resonator for narrowband noise suppression |
US7038604B2 (en) * | 2004-05-14 | 2006-05-02 | Fujitsu Limited | Superconducting multi-stage sigma-delta modulator |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9577690B2 (en) | 2007-05-23 | 2017-02-21 | Hypres, Inc. | Wideband digital spectrometer |
US9906248B2 (en) | 2007-05-23 | 2018-02-27 | Hypres, Inc. | Wideband digital spectrometer |
WO2018060981A1 (en) * | 2016-09-28 | 2018-04-05 | International Business Machines Corporation | Quantum limited josephson amplifier |
US10141928B2 (en) | 2016-09-28 | 2018-11-27 | International Business Machines Corporation | Quantum limited josephson amplifier with spatial separation between spectrally degenerate signal and idler modes |
GB2569489A (en) * | 2016-09-28 | 2019-06-19 | Ibm | Quantum limited Josephson amplifier |
GB2569489B (en) * | 2016-09-28 | 2022-03-02 | Ibm | Quantum limited Josephson amplifier |
Also Published As
Publication number | Publication date |
---|---|
US7728748B1 (en) | 2010-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7598897B2 (en) | Superconductor analog-to-digital converter | |
US8416109B2 (en) | Superconducting analog-to-digital converter with current amplified feedback | |
US7728748B1 (en) | Superconducting analog-to-digital converter | |
US6157329A (en) | Bandpass sigma-delta modulator employing high-Q resonator for narrowband noise suppression | |
US7880654B2 (en) | Continuous-time sigma-delta modulator with multiple feedback paths having independent delays | |
CN109412597B (en) | Successive approximation type analog-to-digital converter with second-order noise shaping and analog-to-digital conversion method | |
US7733253B2 (en) | Superconductor multi-level quantizer | |
US7034728B2 (en) | Bandpass delta-sigma modulator with distributed feedforward paths | |
US7365668B2 (en) | Continuous-time delta-sigma analog digital converter having operational amplifiers | |
CN104143988A (en) | Sigma-delta modulator | |
Zaliasl et al. | A 12.5-bit 4 MHz 13.8 mW MASH $\Delta\Sigma $ Modulator With Multirated VCO-Based ADC | |
US20170070237A1 (en) | Methods and Devices for Modifying Active Paths in a K-Delta-1-Sigma Modulator | |
US9641190B1 (en) | Continuous-time cascaded sigma-delta analog-to-digital converter | |
KR100196518B1 (en) | Delta sigma modulator | |
US10498350B2 (en) | Multi-nyquist zone digital-to-analog converter (DAC) | |
US10110409B1 (en) | Multi-nyquist zone analog-to-digital converter (ADC) | |
US9985645B2 (en) | Techniques for improving mismatch shaping of dynamic element matching circuit within delta-sigma modulator | |
Zhang et al. | A 35µW 96.8 dB SNDR 1 kHz BW multi-step incremental ADC using multi-slope extended counting with a single integrator | |
Park et al. | A current-mode flash ADC for low-power continuous-time sigma delta modulators | |
CN111327316B (en) | Stub filter for improving blocking signal tolerance in analog-to-digital converter with continuous time residual generation | |
Ren et al. | Low-pass delta-delta-sigma ADC | |
Patil et al. | A 3–10fJ/conv-step 0.0032 mm 2 error-shaping alias-free asynchronous ADC | |
US7629911B2 (en) | High-precision multi-band pass ΔΣ modulator | |
EP2983296A1 (en) | Delta sigma modulator and modulation method thereof | |
CN111010184B (en) | High-order multi-bit continuous time sigma delta modulator and method for improving DAC mismatch thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYPRES, INC.,NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIRICHENKO, DMITRI;REEL/FRAME:022045/0117 Effective date: 20081212 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2552) Year of fee payment: 8 |
|
AS | Assignment |
Owner name: AVIDBANK, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:HYPRES, INC.;REEL/FRAME:056617/0116 Effective date: 20200518 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20220601 |