US20100148243A1 - Semiconductor device and method for fabricating the same - Google Patents
Semiconductor device and method for fabricating the same Download PDFInfo
- Publication number
- US20100148243A1 US20100148243A1 US12/705,521 US70552110A US2010148243A1 US 20100148243 A1 US20100148243 A1 US 20100148243A1 US 70552110 A US70552110 A US 70552110A US 2010148243 A1 US2010148243 A1 US 2010148243A1
- Authority
- US
- United States
- Prior art keywords
- gate
- active region
- fin
- semiconductor device
- semiconductor substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 52
- 238000000034 method Methods 0.000 title description 20
- 238000002955 isolation Methods 0.000 claims abstract description 24
- 239000000758 substrate Substances 0.000 abstract description 25
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 20
- 229910052710 silicon Inorganic materials 0.000 description 20
- 239000010703 silicon Substances 0.000 description 20
- 238000007669 thermal treatment Methods 0.000 description 6
- 239000012535 impurity Substances 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- 238000004140 cleaning Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 238000009413 insulation Methods 0.000 description 3
- 230000008021 deposition Effects 0.000 description 2
- 238000011065 in-situ storage Methods 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 238000007792 addition Methods 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823456—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7851—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with the body tied to the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/66818—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the channel being thinned after patterning, e.g. sacrificial oxidation on fin
Definitions
- the present invention generally relates to a semiconductor device. More particularly, the present invention relates to a semiconductor comprising a fin-transistor and a method for fabricating the same.
- a channel width of fin channel transistors is determined by a short width of an active region mask. That is, since a width of a gate is equal to the short width of the active region mask in a semiconductor device [e.g., Dynamic Random Access Memory (“DRAM”)], the fin channel transistor should not be smaller than a length between source/drains adjacent to a channel width.
- the fin channel transistor can reduce the short channel effects (“SCE”) as the channel width becomes smaller, by increasing the effective channel width.
- SCE short channel effects
- a gate electrode formed over a device isolation structure is separated from a storage node junction region by a gate insulating film, thereby increasing a parasitic capacitance of the gate electrode.
- the parasitic capacitance of the gate electrode degrades the operation speed of the cell transistor.
- leakage current is increased in the storage node junction region due to a gate induced drain leakage (“GIDL”) effect, thereby degrading refresh characteristics of the DRAM.
- GIDL gate induced drain leakage
- Embodiments of the invention are directed to a fin gate in a semiconductor device.
- the fin gate is formed in a fin-type active region of a semiconductor device where the line width is smaller than the width of source/drains, thereby reducing short channel effects.
- a semiconductor device comprises an active region including a first active area to be a source/drain and a second active area to be a gate, and a device isolation region defining the active region.
- the second active area is formed as a portion of a fin gate
- the first active area is formed growing a semiconductor substrate between the neighboring gates as a seed layer.
- a line width of the first active area is greater than the width of the second active area.
- a method for fabricating a semiconductor device comprises: forming a device isolation structure over a semiconductor substrate to define an active region including a first active area and a second active area, wherein the second active area is formed as a portion of a fin gate, and the first active region is formed growing the semiconductor substrate between two neighboring gates as a seed layer, wherein a line width of the first active region is greater than the width of the second active region; etching a portion of the device isolation structure overlapping the gate by using a recess mask to form a recess; and forming the fin gate including a gate conductive layer to fill the recess.
- a method of fabricating a semiconductor device having a fin gate includes forming first and second trenches on a semiconductor substrate to define a protruding portion between the first and second trenches; etching a portion of the protruding portion to define first, second, and third recesses, the first recess being adjacent to the first trench, the second recess being adjacent to the second trench, the third recess being defined between the first and second recesses; and performing a selective epitaxial process on the semiconductor substrate to grow semiconductor material at the first, second, and third recess to form a first active region.
- the method further includes forming a first insulation layer within the first and second trenches, the first insulation layer having an upper surface that is provided below an upper surface of the protruding portion.
- the semiconductor material grown by the epitaxial process extends partly over the first insulation layer provided at the first and second trenches.
- the protruding portion is used to define the fin gate.
- FIG. 1 is a layout illustrating a semiconductor device according to an embodiment of the invention
- FIG. 2 is a cross-sectional view illustrating a semiconductor device according to an embodiment of the invention.
- FIGS. 3 a through 3 h are cross-sectional views illustrating a method for fabricating a semiconductor device according to an embodiment of the invention
- FIG. 4 is a cross-sectional view illustrating a method for fabricating a semiconductor device according to another embodiment of the invention.
- FIG. 5 is a layout illustrating a semiconductor device according to another embodiment of the invention.
- FIG. 1 is a layout illustrating a semiconductor device according to an embodiment of the invention.
- the semiconductor device comprises of an active region 100 defined by a device isolation region 120 , a fin gate region 102 , and a gate region 104 .
- a fin transistor is formed in fin gate region 102 .
- Active region 100 includes a first active region 106 that is to become source/drains and a second active region 108 overlapping with a gate region 104 .
- a longitudinal direction of gate region 104 is defined as a “vertical direction”, and a longitudinal direction of active region 100 is defined as a “horizontal direction”.
- Fin gate region 102 is formed in a line type, and overlaps with second active region 108 .
- first active region 106 is F
- second region 108 is G (where 7F/20 ⁇ G ⁇ 19F/20 and F is a distance between the neighboring two gate regions).
- Gate region 102 is not limited to a line type.
- a fin gate region 502 as shown in FIG. 5 is formed in an island type.
- FIG. 2 is a cross-sectional view illustrating a semiconductor device according to an embodiment of the invention.
- FIG. 2( i ) is a cross-sectional view taken along I-I′ of FIG. 1 .
- FIG. 2( ii ) is a cross-sectional view taken along II-II′ of FIG. 1 .
- FIG. 2( iii ) is a cross-sectional view taken along III-III′ FIG. 1 .
- the semiconductor device comprises a device isolation structure 220 , a silicon epitaxial growth layer 230 , a fin-type active region 238 , and a fin gate structure 280 .
- Device isolation structure 220 defines an active region including silicon epitaxial growth layer 230 .
- Fin gate structure 280 is disposed over fin-type active region 238 .
- a portion of a semiconductor substrate 210 of a first active region 106 of FIG. 1 is selectively etched.
- a thermal treatment process is performed on the selectively etched semiconductor substrate 210 as a seed layer, to form silicon epitaxial growth layer 230 .
- a depth of the etched semiconductor substrate 210 is in a range of about 10 nm to 100 nm.
- the thermal treatment process is performed under a H 2 atmosphere at a temperature in a range of about 500° C. to 1,000° C.
- a plasma cleaning process including SF 6 /H 2 is performed on the etched semiconductor substrate 210 .
- the plasma cleaning process and the thermal treatment process are performed by an in-situ method.
- Device isolation structure 220 is formed to have a stacked structure having a first device isolation insulating film 216 and a second device isolation insulating film 218 .
- Fin gate structure 280 is formed to have a stacked structure having a lower gate electrode 252 , an upper gate electrode 262 , and a gate hard mask layer 272 over a gate insulating film 240 .
- FIGS. 3 a to 3 h are cross-sectional views illustrating a method for fabricating a semiconductor device according to an embodiment of the invention.
- FIGS. 3 a ( i ) to 3 h ( i ) are cross-sectional views taken along I-I′ of FIG. 1 .
- FIGS. 3 a ( ii ) to 3 h ( ii ) are cross-sectional views taken along II-II′ of FIG. 1 .
- FIGS. 3 a ( iii ) to 3 h ( iii ) are cross-sectional views taken along III-III′ FIG. 1 .
- a pad insulating film 312 is formed over a semiconductor substrate 310 .
- a portion of pad insulating film 312 and semiconductor substrate 310 are selectively etched using a device isolation mask (not shown) as an etching mask, to form a trench 314 that defines active region 100 of FIG. 1 .
- a first insulating film for device isolation 316 is formed to fill a portion of trench 314 .
- a width of the device isolation mask becomes smaller so that a distance between neighboring active regions 100 becomes broader. As a result, a deposition margin of first insulating film for device isolation 316 can be increased.
- pad insulating film 312 and a portion of underlying semiconductor substrate 310 in first active region 106 of FIG. 1 are selectively etched to form a recess 322 .
- a selective epitaxial process is performed on a surface of semiconductor substrate 310 as a seed layer in the recess 322 to form a silicon epitaxial growth layer 330 .
- Pad insulating film 312 is disposed over semiconductor substrate 310 in second active region 108 of FIG. 1 , so that silicon epitaxial growth layer 330 is not formed in second active region 108 .
- Silicon epitaxial growth layer 330 is grown toward the upper surface and the side surface of semiconductor substrate 310 , so that, in the vertical direction, a width of first active region 106 may be substantially equal to the distance F between the two neighboring gates.
- a depth of semiconductor substrate 310 exposed in recess 322 is in a range of about 10 to 100 nm.
- Silicon epitaxial growth layer 330 includes an undoped silicon layer.
- the selective epitaxial process for forming silicon epitaxial silicon growth layer 330 is performed by a thermal treatment process.
- the thermal treatment process is performed under a H 2 atmosphere at a temperature in a range of about 500° C. to 1,000° C.
- a plasma cleaning process including SF 6 /H 2 is performed on the etched semiconductor substrate 310 .
- the plasma cleaning process and the thermal treatment process are performed by an in-situ method.
- the line width of silicon epitaxial growth layer 330 is F
- the line width of semiconductor substrate 310 in second active region 108 is G (where 7F/20 ⁇ G ⁇ 19F/20 and F is a distance between the neighboring two gates).
- a second insulating film for device isolation 318 is formed over semiconductor substrate 310 to fill trench 314 .
- Second insulating film for device isolation 318 is polished (or removed) until silicon epitaxial growth layer 330 is exposed, to form a device isolation structure 320 .
- Device isolation structure 320 has a stacked structure including first insulating film for device isolation 316 and second insulating film for device isolation 318 .
- a hard mask layer 332 is formed over semiconductor substrate 310 .
- a photoresist film (not shown) is formed over hard mask layer 332 .
- the photoresist film is exposed and developed using a mask (not shown) that defines fin gate region 102 of FIG. 1 , to form a photoresist pattern 334 .
- Hard mask layer 332 and a portion of device isolation structure 320 are selectively etched using photoresist pattern 334 as a mask, to form a fin gate recess 336 that exposes a fin type active region 338 .
- hard mask layer 332 and photoresist pattern 334 are removed to expose semiconductor substrate 310 and a surface of fin type active region 338 .
- a gate insulating film 340 is formed over semiconductor substrate 310 and a surface of fin type active region 338 .
- a lower gate conductive layer 350 is formed over gate insulating film 340 to fill fin gate recess 336 .
- An upper gate conductive layer 360 and a gate hard mask layer 370 are formed over lower gate conductive layer 350 .
- Gate hard mask layer 370 , upper gate conductive layer 360 and lower gate conductive layer 350 are patterned using a gate mask (not shown) to form a fin gate structure 380 having a stacked structure including a gate hard mask pattern 372 , an upper gate electrode 362 and a lower gate electrode 352 .
- FIG. 4 is a cross-sectional view illustrating a method for fabricating a semiconductor device according to an embodiment of the invention.
- a selective epitaxial process is performed on a semiconductor substrate 410 exposed in recess 322 of FIG. 3 c as a seed layer, to form a silicon epitaxial growth layer 430 .
- a pad insulating film 412 is disposed over semiconductor substrate 410 in second active region 108 of FIG. 1 , so that silicon epitaxial growth layer 430 is not formed.
- Silicon epitaxial growth layer 430 is formed of an impurity doped silicon layer.
- the impurity of silicon epitaxial growth layer 430 is selected from the group of consisting of B, BF 2 , As, P, and combinations thereof.
- the impurity of silicon epitaxial growth layer 430 may be selected from other groups. Impurity doping concentration is in a range of about 1E18 ions/cm 2 to 5E20 ions/cm 2 .
- the impurity doping concentration required for silicon epitaxial growth layer 430 is not limited.
- a second active region (or source/drains) is formed of a silicon epitaxial growth layer.
- a line width of a second active region (or a gate region) is formed to be smaller than the width of a first active region, thereby improving short channel effects such as DIBL.
- an initial interval between the active regions becomes broader to increase a gap-fill margin.
Abstract
A semiconductor device comprises an active region including a first active area to be a source/drain and a second active area to be a gate, and a device isolation region defining the active region. The first active area is obtained by growing a semiconductor substrate located between the gates as a seed layer, and formed to have a larger line-width than that of the second active area in a longitudinal direction of the gate.
Description
- This application is a divisional of U.S. patent application Ser. No. 11/872,023, filed on Oct. 14, 2007, and claims priority from Korean Patent Application No. 10-2007-0050788, filed on May 25, 2007, both of which are incorporated by reference in their entirety.
- The present invention generally relates to a semiconductor device. More particularly, the present invention relates to a semiconductor comprising a fin-transistor and a method for fabricating the same.
- In a fin-channel-array-transistor (“FCAT”), a channel width of fin channel transistors is determined by a short width of an active region mask. That is, since a width of a gate is equal to the short width of the active region mask in a semiconductor device [e.g., Dynamic Random Access Memory (“DRAM”)], the fin channel transistor should not be smaller than a length between source/drains adjacent to a channel width. The fin channel transistor can reduce the short channel effects (“SCE”) as the channel width becomes smaller, by increasing the effective channel width. However, there is a limit to how much the channel width of the fin channel transistor can be reduced because it is necessary to secure an area for the source/drain contact regions.
- Since a recess gate mask for forming a fin channel transistor has a line/space type pattern, a gate electrode formed over a device isolation structure is separated from a storage node junction region by a gate insulating film, thereby increasing a parasitic capacitance of the gate electrode. The parasitic capacitance of the gate electrode degrades the operation speed of the cell transistor. Also, leakage current is increased in the storage node junction region due to a gate induced drain leakage (“GIDL”) effect, thereby degrading refresh characteristics of the DRAM.
- Embodiments of the invention are directed to a fin gate in a semiconductor device. According to one embodiment, the fin gate is formed in a fin-type active region of a semiconductor device where the line width is smaller than the width of source/drains, thereby reducing short channel effects.
- According to one embodiment, a semiconductor device comprises an active region including a first active area to be a source/drain and a second active area to be a gate, and a device isolation region defining the active region. The second active area is formed as a portion of a fin gate, and the first active area is formed growing a semiconductor substrate between the neighboring gates as a seed layer. In a longitudinal direction of the gate, a line width of the first active area is greater than the width of the second active area.
- According to another embodiment, a method for fabricating a semiconductor device comprises: forming a device isolation structure over a semiconductor substrate to define an active region including a first active area and a second active area, wherein the second active area is formed as a portion of a fin gate, and the first active region is formed growing the semiconductor substrate between two neighboring gates as a seed layer, wherein a line width of the first active region is greater than the width of the second active region; etching a portion of the device isolation structure overlapping the gate by using a recess mask to form a recess; and forming the fin gate including a gate conductive layer to fill the recess.
- In one embodiment, a method of fabricating a semiconductor device having a fin gate includes forming first and second trenches on a semiconductor substrate to define a protruding portion between the first and second trenches; etching a portion of the protruding portion to define first, second, and third recesses, the first recess being adjacent to the first trench, the second recess being adjacent to the second trench, the third recess being defined between the first and second recesses; and performing a selective epitaxial process on the semiconductor substrate to grow semiconductor material at the first, second, and third recess to form a first active region.
- In another embodiment, the method further includes forming a first insulation layer within the first and second trenches, the first insulation layer having an upper surface that is provided below an upper surface of the protruding portion. The semiconductor material grown by the epitaxial process extends partly over the first insulation layer provided at the first and second trenches. The protruding portion is used to define the fin gate.
-
FIG. 1 is a layout illustrating a semiconductor device according to an embodiment of the invention; -
FIG. 2 is a cross-sectional view illustrating a semiconductor device according to an embodiment of the invention; -
FIGS. 3 a through 3 h are cross-sectional views illustrating a method for fabricating a semiconductor device according to an embodiment of the invention; -
FIG. 4 is a cross-sectional view illustrating a method for fabricating a semiconductor device according to another embodiment of the invention; and -
FIG. 5 is a layout illustrating a semiconductor device according to another embodiment of the invention. -
FIG. 1 is a layout illustrating a semiconductor device according to an embodiment of the invention. The semiconductor device comprises of anactive region 100 defined by adevice isolation region 120, afin gate region 102, and agate region 104. A fin transistor is formed infin gate region 102.Active region 100 includes a firstactive region 106 that is to become source/drains and a secondactive region 108 overlapping with agate region 104. A longitudinal direction ofgate region 104 is defined as a “vertical direction”, and a longitudinal direction ofactive region 100 is defined as a “horizontal direction”. Fingate region 102 is formed in a line type, and overlaps with secondactive region 108. In the vertical direction, the line width of firstactive region 106 is F, and the line width ofsecond region 108 is G (where 7F/20<G<19F/20 and F is a distance between the neighboring two gate regions). Gateregion 102 is not limited to a line type. In another embodiment of the invention, afin gate region 502 as shown inFIG. 5 is formed in an island type. -
FIG. 2 is a cross-sectional view illustrating a semiconductor device according to an embodiment of the invention.FIG. 2( i) is a cross-sectional view taken along I-I′ ofFIG. 1 .FIG. 2( ii) is a cross-sectional view taken along II-II′ ofFIG. 1 .FIG. 2( iii) is a cross-sectional view taken along III-III′FIG. 1 . The semiconductor device comprises adevice isolation structure 220, a siliconepitaxial growth layer 230, a fin-typeactive region 238, and afin gate structure 280.Device isolation structure 220 defines an active region including siliconepitaxial growth layer 230.Fin gate structure 280 is disposed over fin-typeactive region 238. - A portion of a
semiconductor substrate 210 of a firstactive region 106 ofFIG. 1 is selectively etched. A thermal treatment process is performed on the selectivelyetched semiconductor substrate 210 as a seed layer, to form siliconepitaxial growth layer 230. A depth of theetched semiconductor substrate 210 is in a range of about 10 nm to 100 nm. The thermal treatment process is performed under a H2 atmosphere at a temperature in a range of about 500° C. to 1,000° C. A plasma cleaning process including SF6/H2 is performed on theetched semiconductor substrate 210. The plasma cleaning process and the thermal treatment process are performed by an in-situ method. -
Device isolation structure 220 is formed to have a stacked structure having a first deviceisolation insulating film 216 and a second deviceisolation insulating film 218.Fin gate structure 280 is formed to have a stacked structure having alower gate electrode 252, anupper gate electrode 262, and a gatehard mask layer 272 over agate insulating film 240. -
FIGS. 3 a to 3 h are cross-sectional views illustrating a method for fabricating a semiconductor device according to an embodiment of the invention.FIGS. 3 a(i) to 3 h(i) are cross-sectional views taken along I-I′ ofFIG. 1 .FIGS. 3 a(ii) to 3 h(ii) are cross-sectional views taken along II-II′ ofFIG. 1 .FIGS. 3 a(iii) to 3 h(iii) are cross-sectional views taken along III-III′FIG. 1 . - A
pad insulating film 312 is formed over asemiconductor substrate 310. A portion ofpad insulating film 312 andsemiconductor substrate 310 are selectively etched using a device isolation mask (not shown) as an etching mask, to form atrench 314 that definesactive region 100 ofFIG. 1 . A first insulating film fordevice isolation 316 is formed to fill a portion oftrench 314. In the vertical direction, a width of the device isolation mask becomes smaller so that a distance between neighboringactive regions 100 becomes broader. As a result, a deposition margin of first insulating film fordevice isolation 316 can be increased. - Referring to
FIGS. 3 c and 3 d,pad insulating film 312 and a portion ofunderlying semiconductor substrate 310 in firstactive region 106 ofFIG. 1 are selectively etched to form a recess 322. A selective epitaxial process is performed on a surface ofsemiconductor substrate 310 as a seed layer in the recess 322 to form a siliconepitaxial growth layer 330. Pad insulatingfilm 312 is disposed oversemiconductor substrate 310 in secondactive region 108 ofFIG. 1 , so that siliconepitaxial growth layer 330 is not formed in secondactive region 108. Siliconepitaxial growth layer 330 is grown toward the upper surface and the side surface ofsemiconductor substrate 310, so that, in the vertical direction, a width of firstactive region 106 may be substantially equal to the distance F between the two neighboring gates. - A depth of
semiconductor substrate 310 exposed in recess 322 is in a range of about 10 to 100 nm. Siliconepitaxial growth layer 330 includes an undoped silicon layer. The selective epitaxial process for forming silicon epitaxialsilicon growth layer 330 is performed by a thermal treatment process. The thermal treatment process is performed under a H2 atmosphere at a temperature in a range of about 500° C. to 1,000° C. A plasma cleaning process including SF6/H2 is performed on the etchedsemiconductor substrate 310. The plasma cleaning process and the thermal treatment process are performed by an in-situ method. - In one embodiment, in the vertical direction, the line width of silicon
epitaxial growth layer 330 is F, and the line width ofsemiconductor substrate 310 in secondactive region 108 is G (where 7F/20<G<19F/20 and F is a distance between the neighboring two gates). - Referring to
FIG. 3 e, a second insulating film fordevice isolation 318 is formed oversemiconductor substrate 310 to filltrench 314. Second insulating film fordevice isolation 318 is polished (or removed) until siliconepitaxial growth layer 330 is exposed, to form adevice isolation structure 320.Device isolation structure 320 has a stacked structure including first insulating film fordevice isolation 316 and second insulating film fordevice isolation 318. - Referring to
FIG. 3 f, ahard mask layer 332 is formed oversemiconductor substrate 310. A photoresist film (not shown) is formed overhard mask layer 332. The photoresist film is exposed and developed using a mask (not shown) that definesfin gate region 102 ofFIG. 1 , to form aphotoresist pattern 334.Hard mask layer 332 and a portion ofdevice isolation structure 320 are selectively etched usingphotoresist pattern 334 as a mask, to form afin gate recess 336 that exposes a fin typeactive region 338. - Referring to
FIGS. 3 g and 3 h,hard mask layer 332 andphotoresist pattern 334 are removed to exposesemiconductor substrate 310 and a surface of fin typeactive region 338. Agate insulating film 340 is formed oversemiconductor substrate 310 and a surface of fin typeactive region 338. A lower gateconductive layer 350 is formed overgate insulating film 340 to fillfin gate recess 336. An upper gateconductive layer 360 and a gatehard mask layer 370 are formed over lower gateconductive layer 350. Gatehard mask layer 370, upper gateconductive layer 360 and lower gateconductive layer 350 are patterned using a gate mask (not shown) to form afin gate structure 380 having a stacked structure including a gatehard mask pattern 372, anupper gate electrode 362 and alower gate electrode 352. -
FIG. 4 is a cross-sectional view illustrating a method for fabricating a semiconductor device according to an embodiment of the invention. A selective epitaxial process is performed on asemiconductor substrate 410 exposed in recess 322 ofFIG. 3 c as a seed layer, to form a siliconepitaxial growth layer 430. Apad insulating film 412 is disposed oversemiconductor substrate 410 in secondactive region 108 ofFIG. 1 , so that siliconepitaxial growth layer 430 is not formed. - Silicon
epitaxial growth layer 430 is formed of an impurity doped silicon layer. In one implementation, the impurity of siliconepitaxial growth layer 430 is selected from the group of consisting of B, BF2, As, P, and combinations thereof. In other implementations, the impurity of siliconepitaxial growth layer 430 may be selected from other groups. Impurity doping concentration is in a range of about 1E18 ions/cm2 to 5E20 ions/cm2. The impurity doping concentration required for siliconepitaxial growth layer 430 is not limited. - As described above, in a semiconductor device and a method for fabricating the same according to an embodiment of the invention, a second active region (or source/drains) is formed of a silicon epitaxial growth layer. In the vertical direction, a line width of a second active region (or a gate region) is formed to be smaller than the width of a first active region, thereby improving short channel effects such as DIBL. In a device isolation structure, an initial interval between the active regions becomes broader to increase a gap-fill margin.
- The above embodiments of the invention are illustrative and not limitative. Various alternatives and equivalents are possible. The invention is not limited by the type of deposition, etching polishing, and patterning steps described herein. Nor is the invention limited to any specific type of semiconductor device. For example, the present invention may be implemented in a dynamic random access memory (DRAM) device or non volatile memory device. Other additions, subtractions, or modifications are obvious in view of the present disclosure and are intended to fall within the scope of the appended claims.
Claims (2)
1. A semiconductor device comprising:
an active region including a source/drain and a gate; and
a device isolation region defining the active region,
wherein the gate is formed as a portion of a fin gate, and the source/drain is an epitaxial layer formed between the neighboring gates as a seed layer,
wherein in a longitudinal direction of the gate, a line width of the source/drain is greater than the width of the gate.
2. The semiconductor device of claim 1 , wherein in a longitudinal direction of the gate, the line width of the source/drain is F, and the line width of the gate region is G, where 7F/20<G<19F/20.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/705,521 US20100148243A1 (en) | 2007-05-25 | 2010-02-12 | Semiconductor device and method for fabricating the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070050788A KR100855834B1 (en) | 2007-05-25 | 2007-05-25 | Semiconductor device and method for fabricating the same |
KR10-2007-0050788 | 2007-05-25 | ||
US11/872,023 US7662691B2 (en) | 2007-05-25 | 2007-10-14 | Method for fabricating semiconductor device with epitaxial growth |
US12/705,521 US20100148243A1 (en) | 2007-05-25 | 2010-02-12 | Semiconductor device and method for fabricating the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/872,023 Division US7662691B2 (en) | 2007-05-25 | 2007-10-14 | Method for fabricating semiconductor device with epitaxial growth |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100148243A1 true US20100148243A1 (en) | 2010-06-17 |
Family
ID=40022229
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/872,023 Expired - Fee Related US7662691B2 (en) | 2007-05-25 | 2007-10-14 | Method for fabricating semiconductor device with epitaxial growth |
US12/705,521 Abandoned US20100148243A1 (en) | 2007-05-25 | 2010-02-12 | Semiconductor device and method for fabricating the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/872,023 Expired - Fee Related US7662691B2 (en) | 2007-05-25 | 2007-10-14 | Method for fabricating semiconductor device with epitaxial growth |
Country Status (5)
Country | Link |
---|---|
US (2) | US7662691B2 (en) |
JP (1) | JP2008294395A (en) |
KR (1) | KR100855834B1 (en) |
CN (1) | CN101312190B (en) |
TW (1) | TWI359465B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104979347A (en) * | 2014-04-01 | 2015-10-14 | 格罗方德半导体公司 | Semiconductor Devices With Contact Structures And A Gate Structure Positioned In Trenches Formed In A Layer Of Material |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101168468B1 (en) * | 2008-07-14 | 2012-07-26 | 에스케이하이닉스 주식회사 | Method for fabricating semiconductor device |
CN103578995B (en) * | 2012-07-27 | 2015-12-02 | 中芯国际集成电路制造(上海)有限公司 | Form the method for FinFET |
CN103779210A (en) * | 2012-10-18 | 2014-05-07 | 中国科学院微电子研究所 | Manufacturing method of fin-shaped structure of FinFET |
KR20150058597A (en) * | 2013-11-18 | 2015-05-29 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
KR102143501B1 (en) * | 2013-12-05 | 2020-08-11 | 삼성전자 주식회사 | Layout design system and semiconductor device fabricated by using the system |
US9412850B1 (en) * | 2015-01-15 | 2016-08-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of trimming fin structure |
TWI562120B (en) * | 2015-11-11 | 2016-12-11 | Au Optronics Corp | Pixel circuit |
US9620360B1 (en) * | 2015-11-27 | 2017-04-11 | International Business Machines Corporation | Fabrication of semiconductor junctions |
US10867998B1 (en) * | 2017-11-29 | 2020-12-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure cutting process and structures formed thereby |
WO2019108237A1 (en) * | 2017-11-30 | 2019-06-06 | Intel Corporation | Fin patterning for advanced integrated circuit structure fabrication |
CN108376709B (en) * | 2018-03-12 | 2020-06-26 | 北京大学 | Fin type field effect transistor inserted into inverted T-shaped dielectric layer and preparation method thereof |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020132451A1 (en) * | 1998-02-04 | 2002-09-19 | Yutaka Akino | Semiconductor substrate and method of manufacturing the same |
US20050020020A1 (en) * | 2002-07-16 | 2005-01-27 | Nadine Collaert | Integrated semiconductor fin device and a method for manufacturing such device |
US20050051825A1 (en) * | 2003-09-09 | 2005-03-10 | Makoto Fujiwara | Semiconductor device and manufacturing method thereof |
US20050202608A1 (en) * | 2004-03-15 | 2005-09-15 | International Business Machines Corporation | Locally thinned fins |
US20050202604A1 (en) * | 2003-02-13 | 2005-09-15 | Zhiyuan Cheng | Integrated semiconductor device and method to make same |
US20050199948A1 (en) * | 2004-03-09 | 2005-09-15 | Lee Jong-Wook | Fin field effect transistors with epitaxial extension layers and methods of forming the same |
US20050282342A1 (en) * | 2004-06-22 | 2005-12-22 | Adan Alberto O | Field effect transistor and fabrication method thereof |
US7005700B2 (en) * | 2004-01-06 | 2006-02-28 | Jong Ho Lee | Double-gate flash memory device |
US20060131657A1 (en) * | 2004-12-10 | 2006-06-22 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device and method for the same |
US20060220131A1 (en) * | 2005-03-28 | 2006-10-05 | Atsuhiro Kinoshita | Fin-type channel transistor and method of manufacturing the same |
US20060267093A1 (en) * | 2004-06-30 | 2006-11-30 | Tang Stephen H | Floating-body dynamic random access memory and method of fabrication in tri-gate technology |
US7166514B2 (en) * | 2004-02-02 | 2007-01-23 | Samsung Electronics Co., Ltd. | Semiconductor device and method of manufacturing the same |
US20070075372A1 (en) * | 2003-10-20 | 2007-04-05 | Nec Corporation | Semiconductor device and manufacturing process therefor |
US20070212874A1 (en) * | 2006-03-08 | 2007-09-13 | Micron Technology, Inc. | Method for filling shallow isolation trenches and other recesses during the formation of a semiconductor device and electronic systems including the semiconductor device |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20050038843A (en) * | 2003-10-23 | 2005-04-29 | 삼성전자주식회사 | Method for manufacturing recess type transistor |
KR100555573B1 (en) * | 2004-09-10 | 2006-03-03 | 삼성전자주식회사 | Semiconductor device having a extended junction by seg layer and method of fabrication the same |
KR100589056B1 (en) * | 2004-11-26 | 2006-06-12 | 삼성전자주식회사 | Recessed gate and method for forming the same |
KR101051156B1 (en) * | 2005-07-01 | 2011-07-21 | 주식회사 하이닉스반도체 | Method of manufacturing semiconductor device |
KR100695498B1 (en) * | 2005-12-28 | 2007-03-16 | 주식회사 하이닉스반도체 | Semiconductor device with vertical channel and method for manufacturing the same |
-
2007
- 2007-05-25 KR KR1020070050788A patent/KR100855834B1/en not_active IP Right Cessation
- 2007-10-14 US US11/872,023 patent/US7662691B2/en not_active Expired - Fee Related
- 2007-10-19 TW TW096139147A patent/TWI359465B/en not_active IP Right Cessation
- 2007-10-30 CN CN2007101660282A patent/CN101312190B/en not_active Expired - Fee Related
- 2007-12-17 JP JP2007324602A patent/JP2008294395A/en active Pending
-
2010
- 2010-02-12 US US12/705,521 patent/US20100148243A1/en not_active Abandoned
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020132451A1 (en) * | 1998-02-04 | 2002-09-19 | Yutaka Akino | Semiconductor substrate and method of manufacturing the same |
US20050020020A1 (en) * | 2002-07-16 | 2005-01-27 | Nadine Collaert | Integrated semiconductor fin device and a method for manufacturing such device |
US20050202604A1 (en) * | 2003-02-13 | 2005-09-15 | Zhiyuan Cheng | Integrated semiconductor device and method to make same |
US20050051825A1 (en) * | 2003-09-09 | 2005-03-10 | Makoto Fujiwara | Semiconductor device and manufacturing method thereof |
US20070075372A1 (en) * | 2003-10-20 | 2007-04-05 | Nec Corporation | Semiconductor device and manufacturing process therefor |
US7005700B2 (en) * | 2004-01-06 | 2006-02-28 | Jong Ho Lee | Double-gate flash memory device |
US7166514B2 (en) * | 2004-02-02 | 2007-01-23 | Samsung Electronics Co., Ltd. | Semiconductor device and method of manufacturing the same |
US20050199948A1 (en) * | 2004-03-09 | 2005-09-15 | Lee Jong-Wook | Fin field effect transistors with epitaxial extension layers and methods of forming the same |
US20050202608A1 (en) * | 2004-03-15 | 2005-09-15 | International Business Machines Corporation | Locally thinned fins |
US20050282342A1 (en) * | 2004-06-22 | 2005-12-22 | Adan Alberto O | Field effect transistor and fabrication method thereof |
US20060267093A1 (en) * | 2004-06-30 | 2006-11-30 | Tang Stephen H | Floating-body dynamic random access memory and method of fabrication in tri-gate technology |
US20060131657A1 (en) * | 2004-12-10 | 2006-06-22 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device and method for the same |
US20060220131A1 (en) * | 2005-03-28 | 2006-10-05 | Atsuhiro Kinoshita | Fin-type channel transistor and method of manufacturing the same |
US20070212874A1 (en) * | 2006-03-08 | 2007-09-13 | Micron Technology, Inc. | Method for filling shallow isolation trenches and other recesses during the formation of a semiconductor device and electronic systems including the semiconductor device |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104979347A (en) * | 2014-04-01 | 2015-10-14 | 格罗方德半导体公司 | Semiconductor Devices With Contact Structures And A Gate Structure Positioned In Trenches Formed In A Layer Of Material |
Also Published As
Publication number | Publication date |
---|---|
US7662691B2 (en) | 2010-02-16 |
KR100855834B1 (en) | 2008-09-01 |
TW200847294A (en) | 2008-12-01 |
CN101312190A (en) | 2008-11-26 |
TWI359465B (en) | 2012-03-01 |
JP2008294395A (en) | 2008-12-04 |
US20080290402A1 (en) | 2008-11-27 |
CN101312190B (en) | 2011-07-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7662691B2 (en) | Method for fabricating semiconductor device with epitaxial growth | |
US7615449B2 (en) | Semiconductor device having a recess channel transistor | |
KR100532353B1 (en) | FinFET and Method of manufacturing the same | |
US7795670B2 (en) | Semiconductor device and method for fabricating the same | |
KR100828030B1 (en) | Semiconductor device including Fin FET and method of manufacturing the same | |
US7842594B2 (en) | Semiconductor device and method for fabricating the same | |
US20080048262A1 (en) | Fin field effect transistor and method of forming the same | |
US20070252198A1 (en) | Semiconductor device having a fin channel transistor | |
US20100276739A1 (en) | Semiconductor device and method for fabricating the same | |
US20080251839A1 (en) | Semiconductor device and method for fabricating the same | |
JP4394385B2 (en) | Semiconductor device and manufacturing method thereof | |
US7915108B2 (en) | Method for fabricating a semiconductor device with a FinFET | |
US8067799B2 (en) | Semiconductor device having recess channel structure and method for manufacturing the same | |
KR100920045B1 (en) | Semiconductor device and method of manufacturing the same | |
KR20040074347A (en) | semiconductor device having a contact pad and method for a same | |
KR100920046B1 (en) | Semiconductor device and method for manufacturing the same | |
KR100944356B1 (en) | Semiconductor device and method of fabricating the same | |
KR20080006268A (en) | Method of manufcaturing a tunneling field effect transistor | |
KR100707800B1 (en) | Semiconductor device and method for fabricating the same | |
JP2013069734A (en) | Semiconductor device | |
KR100657824B1 (en) | Fin transistor and method for fabrication of the same | |
KR20060006647A (en) | Fabrication methods of a semiconductor device having a line shaped word line and semiconductor device fabricated thereby | |
KR20080002008A (en) | Method of forming a gate in semiconductor device | |
JP2014041918A (en) | Semiconductor device | |
KR20050068062A (en) | Mos transistors having a recessed gate electrode and methods of fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |