US20100146169A1 - Bus-handling - Google Patents

Bus-handling Download PDF

Info

Publication number
US20100146169A1
US20100146169A1 US12/315,769 US31576908A US2010146169A1 US 20100146169 A1 US20100146169 A1 US 20100146169A1 US 31576908 A US31576908 A US 31576908A US 2010146169 A1 US2010146169 A1 US 2010146169A1
Authority
US
United States
Prior art keywords
bus
transmission
port
sleep state
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/315,769
Other languages
English (en)
Inventor
Victor Flachs
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nuvoton Technology Corp
Original Assignee
Nuvoton Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nuvoton Technology Corp filed Critical Nuvoton Technology Corp
Priority to US12/315,769 priority Critical patent/US20100146169A1/en
Assigned to NUVOTON TECHNOLOGY CORPORATION reassignment NUVOTON TECHNOLOGY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FLACHS, VICTOR
Priority to TW098134018A priority patent/TWI417731B/zh
Publication of US20100146169A1 publication Critical patent/US20100146169A1/en
Priority to US13/324,004 priority patent/US8307233B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the present invention relates generally to communications and specifically to wake-up procedures of communication devices.
  • Many computerized systems such as portable computers, are battery operated and measures are taken to reduce their power consumption.
  • One method used to reduce power consumption is shutting down units which are not currently in use.
  • the unit which is shut down generally disables its clock and waits for a signal instructing it to wake up, i.e., to enter an active mode.
  • EP patent 1 594 253 to Bogavac Davor titled: “Method and Device to Wake-up Nodes in a Serial Databus”, the disclosure of which is incorporated herein by reference, describes another system with nodes that wake up responsive to transmissions from a master unit, each unit waking up only for specific transmissions directed to it.
  • the waking up process may take time, referred to as a “wake up latency”.
  • the source of transmitted data is not aware that the receiving unit is asleep and the sleeping unit is configured to wake up immediately when it identifies that signals are being transmitted on the bus. If the wake up latency is not sufficiently short, however, the sleeping unit will wake up only after at least part of the data from the source was transmitted and the transmission will be lost. While some sources may be configured to receive retransmission requests, other sources may not be so adapted and the data they transmit is permanently lost if the receiving unit does not awake fast enough.
  • Some processors may not be able to wake up with a short enough latency, to catch the beginning of data transmitted on the bus.
  • An aspect of some embodiments of the present invention relates to a bus monitoring unit, which is adapted to identify transmissions on the bus and to stall the bus responsive thereto in order to prevent transmissions thereon, until a device serviced by the bus monitoring unit is prepared to receive the transmissions.
  • the bus monitoring unit in addition to stalling the bus, the bus monitoring unit initiates a wake up of the serviced device, responsive to identifying the transmission on the bus.
  • the bus monitoring unit notifies the serviced device that it was stalled during a transmission, so that the serviced device adjusts itself to continue receiving the transmission that was stopped in the middle when the bus was stalled.
  • the bus monitoring device provides the serviced device with signals which imitate the beginning of a transmission which was missed while the serviced device was in the sleep mode, before the bus was stalled.
  • a processor comprising a processing unit having an active state and a sleep state in which at least one of its sub-sections is inactive, a communication port adapted to receive signals from external units over a bus, which is configured not to be fully operative in the sleep state and a bus monitoring unit configured to stall the bus responsive to identifying transmissions on the bus directed to the communication port, while the processing unit is in the sleep state and to indicate to the communication port that a transmission started while it was in the sleep state.
  • the bus monitoring unit is configured to provide a wakeup signal to the processing unit, responsive to identifying a transmission on the bus that is directed to the communication port.
  • the bus monitoring unit is configured to provide the wakeup signal and to stall the bus, substantially concurrently.
  • the bus monitoring unit is configured to provide the wakeup signal before stalling the bus.
  • the bus monitoring unit comprises an asynchronous unit which identifies transmissions on the bus without use of a time signal.
  • the bus monitoring unit comprises a synchronous unit which identifies transmissions on the bus using a time signal.
  • the bus monitoring unit is configured to provide the communication port with an imitation of a beginning portion of a transmission from an external unit, before releasing the bus.
  • a method of handling transmissions comprising identifying a transmission received over a bus, while a port intended to receive the transmission is in a sleep state, moving the port into an operative state and stalling the bus responsive to receiving the transmission, until the port is in the operative state.
  • the method includes notifying the port, when it is in the operative state, that a transmission began whilst said port was in the sleep state and/or locally providing an imitation of a beginning of the identified transmission to the port, after it moves into the operative state, before terminating the stalling of the bus.
  • FIG. 1 is a schematic illustration of an embedded controller connected to an external unit via a bus, in accordance with an embodiment of the invention
  • FIG. 2 is a state diagram of an embedded controller, in accordance with an exemplary embodiment of the invention.
  • FIG. 3 is a schematic illustration of signals transmitted on a bus, in accordance with an exemplary embodiment of the invention.
  • FIG. 1 is a schematic illustration of an embedded controller (EC) 100 connected over a bus 110 to an external unit 150 , in accordance with an embodiment of the invention.
  • Embedded controller 100 may be employed, for example, in a notebook computer, to perform control tasks of one or more peripherals, such as a keyboard, a mouse, a screen, a power supply and/or a battery (not shown).
  • Embedded controller 100 includes a processing unit core 102 which manages its operation, and a clock signal generator 104 , which provides a timing signal to the various sub-sections (not all of which are shown) of embedded controller 100 .
  • Controller 100 further includes an SM Bus port 106 , which communicates with one or more external units 150 , via bus 110 .
  • embedded controller 100 is configured to have a sleep state in which clock signal generator 104 is shut down.
  • a start signal identifier 108 is configured to monitor the signals transmitted on bus 110 while EC 100 is in the sleep state.
  • port 106 optionally handles detection of transmissions on its own and signal identifier 108 is not in use.
  • signal identifier 108 optionally sends a wake up signal 126 to clock 104 and in parallel stalls the transmission on bus 110 , until port 106 is ready to receive the transmission, as is now described in detail.
  • FIG. 2 is a state diagram of EC 100 , in accordance with an exemplary embodiment of the invention.
  • EC 100 When not active, EC 100 enters a sleep state 200 in which it consumes very little or; no power.
  • signal identifier 108 stalls 206 bus 110 and optionally, in parallel or immediately thereafter, sends 204 a wake up signal to clock generator 104 . Responsive to the wake up signal, EC 100 undergoes a wake up procedure 208 .
  • signal identifier 108 releases 212 the bus and allows EC 100 to handle the incoming transmission and EC 100 enters a work state 210 .
  • EC 100 When EC 100 is in work state 210 but it is determined 214 that it can be moved to the sleep state in order to reduce power consumption, EC 100 undergoes a prepare-to-sleep procedure 216 and moves into sleep state 200 .
  • bus 110 is governed by a protocol which requires transmission of a predetermined start signal before transmitting data, and the identifying ( 202 ) involves identifying at least a portion of the start signal.
  • the identification is performed based on the signals on fewer than all the lines of the bus, for example on only a single line, such as only on the data line or only on the clock line of the bus. The extent of the portion to be identified is optionally selected during a design stage, based on a tradeoff between the competing requirements of more accurate identification and of minimizing the resources required for the identification.
  • signal identifier 108 is an asynchronous unit which does not require a clock signal for its operation, so as to minimize its power consumption.
  • signal identifier 108 is a synchronous unit which operates with a low rate clock signal, such that identification of signals can be based on durations of signal patterns, and consequently is generally more accurate. It will be appreciated that using a synchronous unit for the detection is particularly useful when the bus is expected to be relatively noisy, as it provides a more reliable detection in the presence of noise.
  • the low rate clock signal is nonetheless higher than twice the rate of transmission on bus 110 , such that at least two low rate clock cycles are included in each slot 312 , so that signals on the bus can be identified accurately.
  • the low rate clock signal is at a rate lower than twice the bus rate, to reduce further the power consumption, although the determination of the signals on the bus may not be complete.
  • FIG. 3 is a schematic illustration of signals transmitted on bus 110 , in accordance with an exemplary embodiment of the invention.
  • bus 110 includes two lines, a data line which carries a data signal 302 and a clock line which carries a clock signal 304 .
  • both bus lines remain at a high voltage level, as illustrated by time segment 306 .
  • a start signal 320 is transmitted to indicate the beginning of a new transmission.
  • the transmitter first changes the data signal 302 to a low voltage for a period 308 of a predetermined length.
  • clock signal 304 is changed to a low voltage for a predetermined period 310 .
  • clock signal 304 is raised for a predetermined duration and then lowered, to indicate the timing of the slot.
  • Data signal 302 in each slot either has a low voltage, representative of a ‘0’ bit, or a high voltage, representative of a ‘1’ bit.
  • signal identifier 108 optionally considers a transmission to be identified if a transition of data signal 302 to a low voltage is identified while clock signal 304 is high (e.g., transition 316 ), followed by transition of clock signal 304 to a low voltage while data signal 302 has a low value (e.g., transit 318 ).
  • signal identifier 108 considers a transmission to be identified if clock signal 304 moves to a low value while data signal 302 has a low value.
  • signal identifier 108 considers a transmission to be identified if either clock signal 304 or data signal 302 moves to a low value. This alternative makes signal identifier 108 simpler, possibly at the expense of a higher rate of false transmission identification in the presence of substantial noise levels.
  • identification may depend on the duration for which clock signal 304 and/or data signal 302 are in a specific state. For example, an identification of a transmission may require that after transit of signal 302 from a high to low voltage, at least a predetermined period 308 , or about a period 308 , passes until clock signal 304 moves to a low voltage level.
  • the stalling is optionally performed by holding the clock line at a low level.
  • the stalling ( 206 ) and the sending ( 204 ) of the wake up signal are performed simultaneously.
  • the stalling of the bus is performed after sending ( 204 ) the wake up signal, allowing the external unit 150 to proceed with the transmission until a predetermined desired point, without delaying the beginning of the wake up of controller 100 .
  • a wake up signal may be sent once point 322 is reached, while the bus is stalled only when point 314 is reached or even only after a predetermined number of slots 312 .
  • the stalling is performed only after a first sequence of bits of the message, indicative of the address of the recipient, is received.
  • signal identifier receives this first sequence of bits and conveys its contents to port 106 when controller 100 is awake.
  • both the sending ( 204 ) of the wake up signal and the stalling are performed by signal identifier 108 .
  • different units perform the wake up and the stalling.
  • the wake up may be performed by a watch dog circuit, for example such as described in U.S. Pat. No. 6,892,332, the disclosure of which is entirely incorporated herein by reference, modified to operate with controller 100 .
  • Signal identifier 108 is configured, in such cases, to stall bus 110 until the controller 100 wakes up.
  • signal identifier 108 stalls the bus and sets a flag for the watch dog circuit. The next time the watch dog circuit operates, it checks if the flag is set and if so it wakes controller 100 .
  • the watch dog circuit optionally operates at a sufficient rate such that the wake-up occurs before the transmitter of external unit 150 times out.
  • controller 100 notifies signal identifier 108 when it has completed its wakeup process and following receipt of the notification, signal identifier 108 releases (i.e. un-stalls) bus 110 .
  • signal identifier 108 monitors the status of controller 100 to determine when it wakes up. Further alternatively, following the sending of the wakeup signal, signal identifier 108 waits a predetermined period which is required for the wakeup and thereafter it releases the bus, without verifying with controller 100 that it is awake.
  • external unit 150 retransmits the whole stalled message from the beginning, including the predetermined start signal.
  • port 106 receives the transmitted message as any transmission received while controller 100 is in the awake state, without need for special provisions due to the stalling of the bus.
  • external unit 150 when bus 110 is released, external unit 150 continues to transmit from the point at which it stopped due to the stalling. For example, if the bus was stalled at the time point 314 ( FIG. 3 ), external unit 150 will resume transmission from point 314 . As port 106 only moves to the operative state after the bus was stalled, the information transmitted before the bus was stalled was not received by port 106 . Therefore, when signal identifier 108 stalls bus 110 in the middle of a transmission, it optionally sets a flag, for example, in a register 120 . When port 106 wakes up it checks register 120 to determine whether a transmission is already in progress. If register 120 indicates that a transmission was in progress, port 106 adjusts itself internally as if it had just received the predetermined start portion of the message, transmitted before the bus was stalled.
  • signal identifier 108 provides port 106 with signals which imitate the start signals missed by port 106 due to its being in the sleep state.
  • signal identifier 108 sets a switch 122 to disconnect port 106 from bus 110 and to connect it instead to signal identifier 108 .
  • Signal identifier 108 then internally transmits to port 106 , the portion of the start signal missed because port 106 was asleep. After providing the missed portion of the start signal, signal identifier 108 releases the bus 110 and sets switch 122 to reconnect port 106 to the bus.
  • signal identifier 108 includes a synchronous portion and an asynchronous portion.
  • the asynchronous portion identifies transmissions on bus 110 while controller 100 is in a sleep state, and the synchronous portion generates the missed portion of the start signal.
  • the time required for wake up of port 106 and the stalling period are shorter than the time-out period of external unit 150 .
  • signal identifier 108 determines whether external unit 150 timed out and accordingly determines whether to notify port 106 that the predetermined start portion of the message was already received while it was asleep. If the external portion has already timed-out, such a notification is not provided.
  • the principals of the invention may be applied to other buses which may be stalled by the receiver.
  • the bus is considered idle when it carries a high voltage level, in other embodiments a bus considered idle when it has a low voltage, is used.
  • the above description relates to a controller of a note book computer, the invention may be implemented in other device using a suitable bus.
  • Signal identifier 108 may be configured to operate at all times, or may be disabled by a user in hardware and/or software, at the time of system configuration. Alternatively or additionally, a user may disable signal identifier 108 at any time in which controller 100 is in the operative state. In some embodiments of the invention, signal identifier 108 automatically moves between an operative and inoperative state without user intervention. Optionally, in such embodiments, in prepare-to-sleep procedure 216 , signal identifier 108 is awakened and signal identifier 108 is disabled when controller 100 moves into its operative state.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)
  • Debugging And Monitoring (AREA)
US12/315,769 2008-12-05 2008-12-05 Bus-handling Abandoned US20100146169A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US12/315,769 US20100146169A1 (en) 2008-12-05 2008-12-05 Bus-handling
TW098134018A TWI417731B (zh) 2008-12-05 2009-10-07 匯流排處理裝置及方法
US13/324,004 US8307233B2 (en) 2008-12-05 2011-12-13 Bus-handling

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12/315,769 US20100146169A1 (en) 2008-12-05 2008-12-05 Bus-handling

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/324,004 Continuation US8307233B2 (en) 2008-12-05 2011-12-13 Bus-handling

Publications (1)

Publication Number Publication Date
US20100146169A1 true US20100146169A1 (en) 2010-06-10

Family

ID=42232336

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/315,769 Abandoned US20100146169A1 (en) 2008-12-05 2008-12-05 Bus-handling
US13/324,004 Active US8307233B2 (en) 2008-12-05 2011-12-13 Bus-handling

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13/324,004 Active US8307233B2 (en) 2008-12-05 2011-12-13 Bus-handling

Country Status (2)

Country Link
US (2) US20100146169A1 (zh)
TW (1) TWI417731B (zh)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012078919A3 (en) * 2010-12-08 2012-11-01 Qualcomm Incorporated Method and apparatus for message handling during power saving modes
JP2014501982A (ja) * 2010-12-21 2014-01-23 インテル・コーポレーション 電力管理のためのシステム及び方法
US20160055110A1 (en) * 2014-08-25 2016-02-25 Apple Inc. Transaction Filter for On-Chip Communications Network
US10255079B2 (en) 2016-07-01 2019-04-09 Samsung Electronics Co., Ltd. Integrated circuit device including wake-up control circuit and electronic device including the same

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI569133B (zh) * 2011-12-14 2017-02-01 Automotive Res And Testing Center Electric vehicle operation data collection system
KR101431717B1 (ko) * 2012-02-06 2014-08-26 주식회사 엘지화학 신규한 구조의 버스 바
JP5711688B2 (ja) * 2012-03-26 2015-05-07 株式会社東芝 通信装置及びプログラム
US9625980B2 (en) * 2014-12-16 2017-04-18 Nxp Usa, Inc. Low power configuration for USB (Universal Serial Bus) devices
EP3491530B1 (en) * 2016-07-27 2023-07-26 Hubbell Incorporated Systems, apparatuses and methods for dual line inbound detection on a data communication bus
US10963036B2 (en) * 2018-04-16 2021-03-30 Nxp Usa, Inc. Idle loop detection and control for processors

Citations (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4835737A (en) * 1986-07-21 1989-05-30 American Telephone And Telegraph Company, At&T Bell Laboratories Method and apparatus for controlled removal and insertion of circuit modules
US4851987A (en) * 1986-01-17 1989-07-25 International Business Machines Corporation System for reducing processor power consumption by stopping processor clock supply if a desired event does not occur
US5481733A (en) * 1994-06-15 1996-01-02 Panasonic Technologies, Inc. Method for managing the power distributed to a disk drive in a laptop computer
US5584030A (en) * 1991-07-31 1996-12-10 3Com Corporation Method and apparatus for live insertion and removal of electronic sub-assemblies
US5586270A (en) * 1993-09-30 1996-12-17 Intel Corporation Method and apparatus for upgrading a central processing unit and existing memory structure in a computer system
US5586332A (en) * 1993-03-24 1996-12-17 Intel Corporation Power management for low power processors through the use of auto clock-throttling
US5600839A (en) * 1993-10-01 1997-02-04 Advanced Micro Devices, Inc. System and method for controlling assertion of a peripheral bus clock signal through a slave device
US5638083A (en) * 1993-07-07 1997-06-10 Chips And Technologies, Inc. System for allowing synchronous sleep mode operation within a computer
US5649212A (en) * 1993-07-26 1997-07-15 International Business Machines Corporation Information processing system having a floppy disk drive with disk protection during a resume mode
US5659762A (en) * 1994-04-26 1997-08-19 International Business Machines Corporation Method and device for rapidly restarting a computer system expansion device from a power save mode
US5713029A (en) * 1995-09-29 1998-01-27 International Business Machines Corporation Information handling system including doze mode control
US5793993A (en) * 1995-01-26 1998-08-11 General Magic, Inc. Method for transmitting bus commands and data over two wires of a serial bus
US5798667A (en) * 1994-05-16 1998-08-25 At&T Global Information Solutions Company Method and apparatus for regulation of power dissipation
US5903601A (en) * 1996-12-17 1999-05-11 Texas Instruments Incorporated Power reduction for UART applications in standby mode
US5954819A (en) * 1996-05-17 1999-09-21 National Semiconductor Corporation Power conservation method and apparatus activated by detecting programmable signals indicative of system inactivity and excluding prefetched signals
US5996083A (en) * 1995-08-11 1999-11-30 Hewlett-Packard Company Microprocessor having software controllable power consumption
US6021506A (en) * 1998-07-31 2000-02-01 Intel Corporation Method and apparatus for stopping a bus clock while there are no activities on a bus
US6122749A (en) * 1996-10-23 2000-09-19 Advanced Micro Devices, Inc. Audio peripheral device having controller for power management
US6438635B1 (en) * 1997-07-25 2002-08-20 Canon Kabushiki Kaisha Bus management using logic-based arbitration among bus access requests
US6496938B1 (en) * 2000-02-11 2002-12-17 Compaq Information Technologies Group Lp Enhanced PCI clock control architecture
US20040003311A1 (en) * 2002-03-22 2004-01-01 Zarlink Semiconductor Limited Data communication method
US6892332B1 (en) * 2001-11-01 2005-05-10 Advanced Micro Devices, Inc. Hardware interlock mechanism using a watchdog timer
US7032117B2 (en) * 2001-12-20 2006-04-18 Nokia Corporation Dynamic power control in integrated circuits
US7039819B1 (en) * 2003-04-30 2006-05-02 Advanced Micro Devices, Inc. Apparatus and method for initiating a sleep state in a system on a chip device
US7069359B1 (en) * 2000-04-03 2006-06-27 Intel Corporation Circuit and technique to stall the communication of data over a double pumped bus
US7254724B2 (en) * 2001-09-28 2007-08-07 Lexar Media, Inc. Power management system
US20070214371A1 (en) * 2006-03-10 2007-09-13 Hon Hai Precision Industry Co., Ltd. Computer sleep/awake circuit
US20070239920A1 (en) * 2006-04-05 2007-10-11 Portalplayer, Inc. Method and system for communication between a secondary processor and an auxiliary display subsystem of a notebook
US7363523B2 (en) * 2004-08-31 2008-04-22 Intel Corporation Method and apparatus for controlling power management state transitions
US20080178026A1 (en) * 2007-01-24 2008-07-24 Via Technologies, Inc. Computer system and power saving method thereof
US7571335B2 (en) * 2005-03-14 2009-08-04 Samsung Electronics Co., Ltd. Processor with variable wake-up and sleep latency and method for managing power therein
US20090204831A1 (en) * 2008-02-08 2009-08-13 Texas Instruments Incorporated Global hardware supervised power transition management circuits, processes and systems

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6418324B1 (en) * 1995-06-01 2002-07-09 Padcom, Incorporated Apparatus and method for transparent wireless communication between a remote device and host system
US6138190A (en) * 1997-09-16 2000-10-24 Cirrus Logic, Inc. Analog front end and digital signal processing device and method
US6467042B1 (en) * 2000-12-27 2002-10-15 Cypress Semiconductor Corporation Method and/or apparatus for lowering power consumption in a peripheral device
EP1545051A1 (en) * 2003-12-15 2005-06-22 Alcatel Method for waking up a sleeping device, a related network element and a related waking device
US7231533B2 (en) * 2003-12-23 2007-06-12 Microchip Technology Incorporated Wake-up reset circuit draws no current when a control signal indicates sleep mode for a digital device
US8607241B2 (en) * 2004-06-30 2013-12-10 Intel Corporation Compare and exchange operation using sleep-wakeup mechanism
US7456525B2 (en) * 2004-07-09 2008-11-25 Honeywell International Inc. Multi-output power supply device for power sequencing
FR2904129B1 (fr) * 2006-07-21 2008-09-26 Thales Sa Coeur processeur a frequence pilotee et procede de demarrage dudit coeur processeur dans un mode programme
US7734942B2 (en) * 2006-12-28 2010-06-08 Intel Corporation Enabling idle states for a component associated with an interconnect
US7774631B1 (en) * 2007-06-30 2010-08-10 Emc Corporation Method and system for minimizing power consumption in a multiprocessor data storage system
US20090315597A1 (en) * 2008-06-24 2009-12-24 Subba Reddy Kallam Clock Selection for a Communications Processor having a Sleep Mode

Patent Citations (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4851987A (en) * 1986-01-17 1989-07-25 International Business Machines Corporation System for reducing processor power consumption by stopping processor clock supply if a desired event does not occur
US4835737A (en) * 1986-07-21 1989-05-30 American Telephone And Telegraph Company, At&T Bell Laboratories Method and apparatus for controlled removal and insertion of circuit modules
US5584030A (en) * 1991-07-31 1996-12-10 3Com Corporation Method and apparatus for live insertion and removal of electronic sub-assemblies
US5586332A (en) * 1993-03-24 1996-12-17 Intel Corporation Power management for low power processors through the use of auto clock-throttling
US5638083A (en) * 1993-07-07 1997-06-10 Chips And Technologies, Inc. System for allowing synchronous sleep mode operation within a computer
US5649212A (en) * 1993-07-26 1997-07-15 International Business Machines Corporation Information processing system having a floppy disk drive with disk protection during a resume mode
US5586270A (en) * 1993-09-30 1996-12-17 Intel Corporation Method and apparatus for upgrading a central processing unit and existing memory structure in a computer system
US5600839A (en) * 1993-10-01 1997-02-04 Advanced Micro Devices, Inc. System and method for controlling assertion of a peripheral bus clock signal through a slave device
US5659762A (en) * 1994-04-26 1997-08-19 International Business Machines Corporation Method and device for rapidly restarting a computer system expansion device from a power save mode
US5798667A (en) * 1994-05-16 1998-08-25 At&T Global Information Solutions Company Method and apparatus for regulation of power dissipation
US5481733A (en) * 1994-06-15 1996-01-02 Panasonic Technologies, Inc. Method for managing the power distributed to a disk drive in a laptop computer
US5793993A (en) * 1995-01-26 1998-08-11 General Magic, Inc. Method for transmitting bus commands and data over two wires of a serial bus
US5996083A (en) * 1995-08-11 1999-11-30 Hewlett-Packard Company Microprocessor having software controllable power consumption
US5713029A (en) * 1995-09-29 1998-01-27 International Business Machines Corporation Information handling system including doze mode control
US5954819A (en) * 1996-05-17 1999-09-21 National Semiconductor Corporation Power conservation method and apparatus activated by detecting programmable signals indicative of system inactivity and excluding prefetched signals
US6122749A (en) * 1996-10-23 2000-09-19 Advanced Micro Devices, Inc. Audio peripheral device having controller for power management
US5903601A (en) * 1996-12-17 1999-05-11 Texas Instruments Incorporated Power reduction for UART applications in standby mode
US6438635B1 (en) * 1997-07-25 2002-08-20 Canon Kabushiki Kaisha Bus management using logic-based arbitration among bus access requests
US6021506A (en) * 1998-07-31 2000-02-01 Intel Corporation Method and apparatus for stopping a bus clock while there are no activities on a bus
US6496938B1 (en) * 2000-02-11 2002-12-17 Compaq Information Technologies Group Lp Enhanced PCI clock control architecture
US7069359B1 (en) * 2000-04-03 2006-06-27 Intel Corporation Circuit and technique to stall the communication of data over a double pumped bus
US7254724B2 (en) * 2001-09-28 2007-08-07 Lexar Media, Inc. Power management system
US6892332B1 (en) * 2001-11-01 2005-05-10 Advanced Micro Devices, Inc. Hardware interlock mechanism using a watchdog timer
US7032117B2 (en) * 2001-12-20 2006-04-18 Nokia Corporation Dynamic power control in integrated circuits
US20040003311A1 (en) * 2002-03-22 2004-01-01 Zarlink Semiconductor Limited Data communication method
US7039819B1 (en) * 2003-04-30 2006-05-02 Advanced Micro Devices, Inc. Apparatus and method for initiating a sleep state in a system on a chip device
US7363523B2 (en) * 2004-08-31 2008-04-22 Intel Corporation Method and apparatus for controlling power management state transitions
US7571335B2 (en) * 2005-03-14 2009-08-04 Samsung Electronics Co., Ltd. Processor with variable wake-up and sleep latency and method for managing power therein
US20070214371A1 (en) * 2006-03-10 2007-09-13 Hon Hai Precision Industry Co., Ltd. Computer sleep/awake circuit
US20070239920A1 (en) * 2006-04-05 2007-10-11 Portalplayer, Inc. Method and system for communication between a secondary processor and an auxiliary display subsystem of a notebook
US20080178026A1 (en) * 2007-01-24 2008-07-24 Via Technologies, Inc. Computer system and power saving method thereof
US20090204831A1 (en) * 2008-02-08 2009-08-13 Texas Instruments Incorporated Global hardware supervised power transition management circuits, processes and systems

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012078919A3 (en) * 2010-12-08 2012-11-01 Qualcomm Incorporated Method and apparatus for message handling during power saving modes
JP2014501982A (ja) * 2010-12-21 2014-01-23 インテル・コーポレーション 電力管理のためのシステム及び方法
US20160055110A1 (en) * 2014-08-25 2016-02-25 Apple Inc. Transaction Filter for On-Chip Communications Network
US9747239B2 (en) * 2014-08-25 2017-08-29 Apple Inc. Transaction filter for on-chip communications network
US10255079B2 (en) 2016-07-01 2019-04-09 Samsung Electronics Co., Ltd. Integrated circuit device including wake-up control circuit and electronic device including the same
US10678556B2 (en) 2016-07-01 2020-06-09 Samsung Electronics Co., Ltd. Integrated circuit device including wake-up control circuit and electronic device including the same

Also Published As

Publication number Publication date
US8307233B2 (en) 2012-11-06
US20120166826A1 (en) 2012-06-28
TWI417731B (zh) 2013-12-01
TW201022947A (en) 2010-06-16

Similar Documents

Publication Publication Date Title
US8307233B2 (en) Bus-handling
US11669147B2 (en) Dynamic power consumption management and wake-up method and application system therefor
CN109857243B (zh) 系统级芯片、通用串行总线主设备、系统及唤醒方法
US8078768B2 (en) Universal Serial Bus (USB) remote wakeup
JP2000232452A (ja) バスコントローラ回路およびバス稼働方法
CN106358273B (zh) 一种低功耗通信装置
TW201029496A (en) Power management method for a wireless communication device and wireless communication device
CN110568919B (zh) 一种降低芯片功耗的装置
US20160216758A1 (en) PCI Express Device With Early Low Power State
EP1472609B1 (en) Low-power bus interface
US20060212734A1 (en) Method for transmitting a power-saving command between a computer system and system chips thereof
JP2014026648A (ja) ハイスピードインターチップｈｓｉｃインタフェースに基づくウェイクアップ方法、ホットスワップ方法、およびデバイス
US7493228B2 (en) Method and system for deterministic throttling for thermal management
US7469349B2 (en) Computer system and method of signal transmission via a PCI-Express bus
CN106063304B (zh) 用于基于消息的细粒度片上系统功率门控的系统和方法
BR112014006677B1 (pt) Método para controlar a operação de um dispositivo de comunicação, transceptor operando apropriadamente, e meio legível por computador
CN114035477A (zh) 一种设备唤醒方法、装置及系统
WO2012126396A1 (zh) 业务单板的节能方法、主控板、业务单板及接入设备
WO2015158161A1 (zh) 一种虚拟桌面的休眠控制方法、装置及系统
WO2013159464A1 (zh) 一种多核处理器时钟控制装置及控制方法
CN104536840B (zh) 一种看门狗计时器及其控制方法
JP2003256091A (ja) 情報処理装置
CN112214246A (zh) 一种低功耗多处理器串口唤醒方法及系统
US8601186B2 (en) Management of a USB host device
WO2022126536A1 (zh) 一种短消息获取方法、装置、用户设备及存储介质

Legal Events

Date Code Title Description
AS Assignment

Owner name: NUVOTON TECHNOLOGY CORPORATION,TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FLACHS, VICTOR;REEL/FRAME:021970/0015

Effective date: 20081201

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION