US20100097148A1 - Headphone Amplifier Circuit - Google Patents

Headphone Amplifier Circuit Download PDF

Info

Publication number
US20100097148A1
US20100097148A1 US12/255,537 US25553708A US2010097148A1 US 20100097148 A1 US20100097148 A1 US 20100097148A1 US 25553708 A US25553708 A US 25553708A US 2010097148 A1 US2010097148 A1 US 2010097148A1
Authority
US
United States
Prior art keywords
voltage
positive
output
signal
negative
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US12/255,537
Other versions
US7880548B2 (en
Inventor
Jinghua Ye
Hui Shen
Danny Li
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Analog Devices Inc
Original Assignee
Analog Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Analog Devices Inc filed Critical Analog Devices Inc
Priority to US12/255,537 priority Critical patent/US7880548B2/en
Assigned to ANALOG DEVICES INC. reassignment ANALOG DEVICES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LI, DANNY, SHEN, HUI, YE, JINGHUA
Priority to PCT/US2009/061433 priority patent/WO2010048256A1/en
Priority to CN2009801416793A priority patent/CN102204086B/en
Publication of US20100097148A1 publication Critical patent/US20100097148A1/en
Priority to US12/983,412 priority patent/US8228124B2/en
Application granted granted Critical
Publication of US7880548B2 publication Critical patent/US7880548B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/02Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
    • H03F1/0205Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
    • H03F1/0211Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers with control of the supply voltage or current
    • H03F1/0244Stepped control
    • H03F1/025Stepped control by using a signal derived from the input signal
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/30Single-ended push-pull [SEPP] amplifiers; Phase-splitters therefor
    • H03F3/3081Duplicated single-ended push-pull arrangements, i.e. bridge circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2200/00Indexing scheme relating to amplifiers
    • H03F2200/03Indexing scheme relating to amplifiers the amplifier being designed for audio applications
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2200/00Indexing scheme relating to amplifiers
    • H03F2200/507A switch being used for switching on or off a supply or supplying circuit in an IC-block amplifier circuit
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2200/00Indexing scheme relating to amplifiers
    • H03F2200/511Many discrete supply voltages or currents or voltage levels can be chosen by a control signal in an IC-block amplifier circuit
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2200/00Indexing scheme relating to amplifiers
    • H03F2200/516Some amplifier stages of an amplifier use supply voltages of different value
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2203/00Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/20Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F2203/21Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F2203/211Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only using a combination of several amplifiers
    • H03F2203/21196Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only using a combination of several amplifiers the supply voltage of a power amplifier being switchable controlled
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2203/00Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/30Indexing scheme relating to single-ended push-pull [SEPP]; Phase-splitters therefor
    • H03F2203/30072Indexing scheme relating to single-ended push-pull [SEPP]; Phase-splitters therefor the SEPP has a power supply switchable by a controlling signal derived from the input signal

Definitions

  • the present invention relates generally to amplifier circuits and more specifically to headphone amplifier circuits in portable electronic devices.
  • headphone amplifiers In portable electronic devices, such as portable CD players and MP3 players, audio signals are amplified by headphone amplifiers.
  • a headphone amplifier is typically externally biased by two power supplies to accurately represent incoming signals.
  • portable electronic devices usually use a single power supply, e.g., a battery, as the only source of power.
  • headphone amplifiers 101 and 102 In a prior art headphone amplifier circuit shown in FIG. 1 , headphone amplifiers 101 and 102 have their positive power supply terminals coupled to a positive power supply VDD and their negative power supply terminals coupled to ground, and consequently are biased at mid-rail (VDD/2). Since the output of the amplifiers 101 and 102 are at a higher DC voltage with respect to ground, relatively large capacitors 103 and 104 are required to prevent high currents from flowing through headphones. Such large capacitors make miniaturizing portable electronic devices difficult.
  • amplifiers 201 and 202 have their positive power supply terminals coupled to VDD and their negative power supply terminals coupled to ⁇ VDD, and are biased at ground (0 volt) potential. Although large DC blocking capacitors are avoided, the amplifier circuit shown in FIG. 2 is a class AB amplifier, and has low power efficiency.
  • Another prior art approach is to use a class D amplifier, which has better power efficiency than a class AB amplifier, but high EMI (Electromagnetic interference), which can be a problem.
  • EMI Electromagnetic interference
  • FIG. 1 illustrates a prior art headphone amplifier circuit
  • FIG. 2 illustrates another prior art headphone amplifier circuit.
  • FIG. 3 illustrates a headphone amplifier circuit according to one embodiment of the present invention.
  • FIG. 4A illustrates waveforms of a two amplitude step power supply to headphone amplifiers according to one embodiment of the present invention.
  • FIG. 4B illustrates waveforms of a three amplitude step power supply to headphone amplifiers according to one embodiment of the present invention.
  • FIG. 5 illustrates a headphone amplifier circuit according to one embodiment of the present invention.
  • FIG. 6 illustrates the architecture of a charge pump used in a headphone amplifier circuit according to one embodiment of the present invention.
  • FIG. 7 illustrates a finite state machine (FSM) of a charge pump used in a headphone amplifier circuit according to one embodiment of the present invention.
  • FSM finite state machine
  • FIGS. 8A-8C illustrate circuit diagrams of a charge pump at various operating states according to one embodiment of the present invention.
  • FIG. 9 illustrates a finite state machine (FSM) of a charge pump used in a headphone amplifier circuit according to one embodiment of the present invention.
  • FSM finite state machine
  • FIGS. 10A-10C illustrate circuit diagrams of a charge pump at various operating states according to one embodiment of the present invention.
  • FIG. 11 illustrates a headphone amplifier according to one embodiment of the present invention.
  • FIG. 12 illustrates a response speed controller for a signal level detector according to one embodiment of the present invention.
  • FIG. 13 is a flowchart of a method for powering a headphone amplifier according to one embodiment of the present invention.
  • Embodiments of the present invention provide a class G headphone amplifier circuit which has improved power efficiency and low EMI.
  • Embodiments may use an automatic signal level detector to detect the signal level of incoming signals and dynamically adjust positive and negative power supplies for headphone amplifiers.
  • a voltage generator may generate pairs of differential output voltages at variable amplitudes, and supply to headphone amplifiers an amplitude determined by the automatic signal level detector.
  • headphone amplifiers receive power supplies at voltage levels that correspond to an input signal level which may improve power efficiency and avoid signal clipping.
  • FIG. 3 illustrates a headphone amplifier circuit according to one embodiment of the present invention.
  • the circuit 300 may include an automatic signal level detector 302 , a voltage generator 303 and a pair of amplifiers 304 , 305 .
  • the level detector 302 may compare input signals, which are to be amplified, to one or more voltage thresholds and may cause the voltage generator 303 to adjust output voltages VPOS and VNEG dynamically in response to this comparison.
  • the output voltages VPOS and VNEG may be input to the amplifiers 304 , 305 as power sources. In this manner, the circuit 300 tunes the supply power of the amplifiers 304 , 305 to levels that are matched to the amplitude of the input signal and conserve energy.
  • the headphone amplifier circuit may be coupled to a power supply VDD at a node 1 , and may receive a left input signal via a capacitor C 1 and a right input signal via a capacitor C 2 .
  • the automatic signal level detector 302 may compare the input signal(s) to a plurality of thresholds; data regarding the thresholds and their corresponding target positive and negative power supplies may be stored in a memory, and the automatic signal level detector 302 may access the memory for the thresholds and target values.
  • the voltage generator 303 may be able to generate positive voltage output VPOS and negative voltage output VNEG at at least two amplitude steps, and may bias headphone amplifiers 304 and 305 with voltages at the amplitude step determined by the automatic signal level detector 302 .
  • the headphone amplifier 304 may receive the left input signal and the headphone amplifier 305 may receive the right input signal. Their second input may be coupled to a common ground and their output may be coupled to a left headphone speaker and a right headphone speaker respectively, which are represented collectively by a load 301 .
  • a headphone may be any listening device that fits in or around the ear.
  • FIG. 4A illustrates exemplary waveforms of a two amplitude step power supply to headphone amplifiers according to one embodiment of the present invention.
  • the automatic signal level detector 302 may compare an input signal with a threshold VTH 1 .
  • V 1 VTH 1
  • V 2 VDD.
  • FIG. 4B illustrates waveforms of a three amplitude step power supply to headphone amplifiers according to one embodiment of the present invention.
  • the automatic signal level detector 302 may compare an input signal with a second threshold VTH 2 and a third threshold VTH 3 , wherein 0 ⁇ VTH 2 ⁇ VTH 3 .
  • V 3 VTH 2
  • V 4 VTH 3
  • V 5 VDD.
  • the headphone amplifier circuit may have as many voltage amplitude steps as necessary.
  • the voltage generator may be a charge pump 503 .
  • An oscillator 5031 may provide oscillating signals to a control logic 5032 , which may receive the target positive power supply VREFP and target negative power supply VREFN directly or indirectly from the automatic signal level detector 302 .
  • a driving block 5033 may configure state of switches in a switch block 5034 , so that the charge pump 503 may keep its output VPOS approximately at VREFP, and its output VNEG approximately at VREFN.
  • FIG. 6 illustrates in more detail the architecture of the charge pump in FIG. 5 .
  • the charge pump may receive an input voltage VDD at a terminal CPVDD and output a positive voltage VPOS and a negative voltage VNEG at output terminals 603 and 604 respectively.
  • a flying capacitor CF may be charged by the voltage VDD and discharge via load capacitors CP or CN, depending on the state of switches P 1 -P 6 .
  • a comparator 601 may compare the positive voltage output VPOS and the target positive power supply VREFP and output a feedback control signal PVH to the control logic 5032 .
  • a comparator 602 may compare the negative voltage output VNEG and the target negative power supply VREFN and output a feedback control signal NVL to the control logic 5032 .
  • the values of VREFP and VREFN may be provided by the automatic signal level detector 302 , or provided by a memory device according to a control signal from the automatic signal level detector 302 .
  • control logic 5032 may change the state of switches P 1 -P 6 and consequently the operating state of the charge pump to keep its positive voltage output VPOS close to VREFP and its negative voltage output VNEG close to VREFN.
  • FIG. 7 illustrates a finite state machine (FSM) of the charge pump in FIG. 6 in the first work mode, providing voltages ⁇ V 1 at the first amplitude step as shown in FIG. 4 .
  • FIGS. 8A-8C illustrate circuit diagrams of the charge pump in FIG. 6 at various operating states according to one embodiment of the present invention.
  • the VREFP in FIG. 6 may be set to V 1
  • the VREFN in FIG. 6 may be set to ⁇ V 1 .
  • the charge pump may change among four operating states: an initial state (INI), a positive voltage charging state (PVC), a negative voltage charging state (NVC) and a charge averaging state (CA) according to the state of switches P 1 -P 6 .
  • IPI initial state
  • PVC positive voltage charging state
  • NVC negative voltage charging state
  • CA charge averaging state
  • VPOS is close to V 1 and VNEG is close to ⁇ V 1 .
  • switches P 1 and P 5 may be turned on, as shown in FIG. 8A , so that the input voltage VDD may charge the load capacitor CP to increase the value of VPOS to approximately V 1 .
  • switches P 4 and P 6 may be turned on, as shown in FIG. 8B , so that the load capacitor CN may be negatively charged and VNEG may be lowered to approximately ⁇ V 1 .
  • switches P 2 and P 3 may be turned on, as shown in FIG. 8C , so that charge may be averaged between the flying capacitor CF and the load capacitor CP.
  • the control logic 5032 may perform a transition 701 , changing state of the switches (i.e., only keep P 1 and P 5 switched on) and consequently changing the charge pump to the PVC state to increase VPOS to approximately V 1 .
  • the control logic 5032 may perform a transition 702 , changing state of the switches (i.e., only keep P 4 and P 6 switched on) and consequently changing the charge pump to the NVC state to lower the VNEG to approximately ⁇ V 1 .
  • the control logic 5032 may perform a transition 703 , changing state of the switches (i.e., only keep P 2 and P 3 switched on) and consequently changing the charge pump to the CA state.
  • the control logic 5032 may perform a transition 704 , changing state of the switches (i.e., turn off all switches) and consequently changing the charge pump to the INI state to keep VPOS close to V 1 and keep VNEG close to ⁇ V 1 .
  • control logic 5032 may perform a transition 705 , changing state of the switches (i.e., only keep P 2 and P 3 switched on) and consequently changing the charge pump to the CA state.
  • the control logic 5032 may perform a transition 706 , changing state of the switches (i.e., only keep P 4 and P 6 switched on) and consequently changing the charge pump to the NVC state to lower the VNEG to approximately ⁇ V 1 .
  • the control logic 5032 may perform a transition 707 , changing state of the switches (i.e., only keep P 1 and P 5 switched on) and consequently changing the charge pump to the PVC state to increase VPOS to approximately V 1 .
  • the control logic 5032 may perform a transition 708 , changing state of the switches (i.e., turn off all switches) and consequently changing the charge pump to the INI state to keep VPOS close to V 1 and keep VNEG close to ⁇ V 1 .
  • the control logic 5032 may perform a transition 709 , changing state of the switches (i.e., only keep P 1 and P 5 switched on) and consequently changing the charge pump to the PVC state to increase VPOS to approximately V 1 .
  • the control logic 5032 may perform a transition 710 , changing state of the switches (i.e., turn off all switches) and consequently changing the charge pump to the INI state to keep VPOS close to V 1 and keep VNEG close to ⁇ V 1 .
  • FIG. 9 illustrates a finite state machine (FSM) of the charge pump in FIG. 6 in the second work mode, providing voltages ⁇ V 2 at the second amplitude step as shown in FIG. 4A .
  • FIGS. 10A-10C illustrate circuit diagrams of the charge pump in FIG. 6 at various operating states according to one embodiment of the present invention.
  • the charge pump may change among four operating states: the initial state (INI), a positive voltage charging state (PVC), a negative voltage charging state (NVC) and a flying capacitor charging state (FCC) according to the state of the switches P 1 -P 6 .
  • VPOS is close to V 2
  • VNEG is close to ⁇ V 2 .
  • switches P 1 and P 3 may be turned on, as shown in FIG. 10A , so that the input voltage VDD may charge the flying capacitor CF.
  • switches P 2 and P 3 may be turned on, as shown in FIG. 10B , so that the flying capacitor CF may charge the load capacitor CP to increase the value of VPOS to approximately V 2 .
  • switches P 4 and P 6 may be turned on, as shown in FIG. 10C , so that the load capacitor CN may be negatively charged and VNEG may be lowered to approximately ⁇ V 2 .
  • control logic 5032 may perform a transition 901 , changing state of the switches (i.e., only keep P 1 and P 3 switched on) and consequently changing the charge pump to the FCC state to charge the flying capacitor CF.
  • the control logic 5032 may perform a transition 902 , changing state of the switches (i.e., only keep P 2 and P 3 switched on) and consequently changing the charge pump to the PVC state to increase the value of VPOS to approximately V 2 .
  • the control logic 5032 may perform a transition 903 , changing state of the switches (i.e., turn off all switches) and consequently changing the charge pump to the INI state to keep VPOS close to V 2 and VNEG close to ⁇ V 2 .
  • the control logic 5032 may perform a transition 904 , changing state of the switches (i.e., only keep P 2 and P 3 switched on) and consequently changing the charge pump to the PVC state to increase the value of VPOS to approximately V 2 .
  • the control logic 5032 may perform a transition 905 , changing state of the switches (i.e., only keep P 4 and P 6 switched on) and consequently changing the charge pump to the NVC state to decrease VNEG to approximately ⁇ V 2 .
  • control logic 5032 may perform a transition 906 , changing state of the switches (i.e., only keep P 1 and P 3 switched on) and consequently changing the charge pump to the FCC state to charge the flying capacitor CF.
  • the control logic 5032 may perform a transition 907 , changing state of the switches (i.e., turn off all switches) and consequently changing the charge pump to the INI state to keep VPOS close to V 2 and VNEG close to ⁇ V 2 .
  • the control logic 5032 may perform a transition 908 , changing state of the switches (i.e., turn off all switches) and consequently changing the charge pump to the INI state to keep VPOS close to V 2 and VNEG close to ⁇ V 2 .
  • control logic 5032 may perform a transition 909 , changing state of the switches (i.e., only keep P 1 and P 3 switched on) and consequently changing the charge pump to the FCC state to charge the flying capacitor.
  • FIGS. 7 and 9 are two embodiments of the present invention only, and are not intended to limit the sequence of the transitions.
  • the charge pump may start at any work mode or operating state, and perform any transitions as long as conditions of that transition are met.
  • the charge pump in FIGS. 6-10 are described with a two amplitude step headphone amplifier circuit, although the charge pump may be used with headphone amplifier circuits with more amplitude steps.
  • the charge pump may change to a different work mode or voltage amplitude step when VREFP and VREFN are changed.
  • VREFP may be set to V 3 and VREFN may be set to ⁇ V 3 .
  • VREFP may be set to V 4 and VREFN may be set to ⁇ V 4 .
  • VREFP may be set to V 5 and VREFN may be set to ⁇ V 5 .
  • the control logic 5032 may turn on and off switches P 1 -P 6 according to an FSM for that mode, so as to change operating state of the charge pump to keep VPOS close to VREFP and VNEG close to VREFN.
  • FIG. 11 illustrates a headphone amplifier according to one embodiment of the present invention.
  • the headphone amplifier 304 or 305 may have a first stage and a second stage.
  • the first stage A 1 may be powered by VDD and VNEG
  • the second stage A 2 may be powered by VPOS and VNEG.
  • FIG. 12 illustrates a response speed controller for a signal level detector according to one embodiment of the present invention.
  • the response speed controller may set the signal level detector to work at a fast response speed when incoming signals are higher than a predetermined value to prevent clipping, and at a slower response speed when incoming signals are lower than the predetermined value to conserve battery power.
  • a fast response speed may be set as the default, and may be changed to a slower speed when incoming signals are lower than a predetermined value for a predetermined period of time.
  • incoming signals may be compared at a comparator COMP 1 with a threshold VTH 1 , which is used to determine voltages VPOS and VNEG; and compared at a comparator COMP 2 with a predetermined value VTH 1 ⁇ v, which is used to determine the response speed of the signal level detector, wherein VTH 1 >VTH 1 ⁇ v.
  • the output of the NOR gate is high and the counter may be triggered. If the output of the NOR gate is high for a predetermined period of time, e.g., 30 ms, the counter's output may turn high and trigger the multiplexer MUX to change the response speed to a slower one.
  • FIG. 13 is a flowchart of a method for powering a headphone amplifier according to one embodiment of the present invention.
  • the method may be used in the headphone amplifier circuit in FIG. 3 to generate voltages VPOS and VNEG shown in FIG. 4A .
  • the signal level detector 302 may detect whether an incoming signal exceeds the threshold VH 1 .
  • voltages VPOS and VNEG may be used to power amplifiers 304 and 305 .
  • the headphone amplifier circuit of the present invention is more power efficient.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

A class G headphone amplifier circuit with improved power efficiency and low EMI. It may use an automatic signal level detector to detect the signal level of incoming signals and determine positive and negative power supplies for headphone amplifiers accordingly. A voltage generator may generate pairs of differential output voltages at a plurality of amplitude steps, and supply to headphone amplifiers the pair with the amplitude determined by the automatic signal level detector. As a result, headphone amplifiers are biased according to the input signal level, and the multiple voltage rails may improve power efficiency and avoid clipping.

Description

    BACKGROUND INFORMATION
  • The present invention relates generally to amplifier circuits and more specifically to headphone amplifier circuits in portable electronic devices.
  • In portable electronic devices, such as portable CD players and MP3 players, audio signals are amplified by headphone amplifiers. A headphone amplifier is typically externally biased by two power supplies to accurately represent incoming signals. However, portable electronic devices usually use a single power supply, e.g., a battery, as the only source of power. In a prior art headphone amplifier circuit shown in FIG. 1, headphone amplifiers 101 and 102 have their positive power supply terminals coupled to a positive power supply VDD and their negative power supply terminals coupled to ground, and consequently are biased at mid-rail (VDD/2). Since the output of the amplifiers 101 and 102 are at a higher DC voltage with respect to ground, relatively large capacitors 103 and 104 are required to prevent high currents from flowing through headphones. Such large capacitors make miniaturizing portable electronic devices difficult.
  • In another prior art headphone amplifier circuit shown in FIG. 2, amplifiers 201 and 202 have their positive power supply terminals coupled to VDD and their negative power supply terminals coupled to −VDD, and are biased at ground (0 volt) potential. Although large DC blocking capacitors are avoided, the amplifier circuit shown in FIG. 2 is a class AB amplifier, and has low power efficiency.
  • Another prior art approach is to use a class D amplifier, which has better power efficiency than a class AB amplifier, but high EMI (Electromagnetic interference), which can be a problem.
  • Therefore, it may be desirable to provide a headphone amplifier circuit which may help to conserve power and avoid audio clipping.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • So that features of the present invention can be understood, a number of drawings are described below. It is to be noted, however, that the appended drawings illustrate only particular embodiments of the invention and are therefore not to be considered limiting of its scope, for the invention may encompass other equally effective embodiments.
  • FIG. 1 illustrates a prior art headphone amplifier circuit.
  • FIG. 2 illustrates another prior art headphone amplifier circuit.
  • FIG. 3 illustrates a headphone amplifier circuit according to one embodiment of the present invention.
  • FIG. 4A illustrates waveforms of a two amplitude step power supply to headphone amplifiers according to one embodiment of the present invention.
  • FIG. 4B illustrates waveforms of a three amplitude step power supply to headphone amplifiers according to one embodiment of the present invention.
  • FIG. 5 illustrates a headphone amplifier circuit according to one embodiment of the present invention.
  • FIG. 6 illustrates the architecture of a charge pump used in a headphone amplifier circuit according to one embodiment of the present invention.
  • FIG. 7 illustrates a finite state machine (FSM) of a charge pump used in a headphone amplifier circuit according to one embodiment of the present invention.
  • FIGS. 8A-8C illustrate circuit diagrams of a charge pump at various operating states according to one embodiment of the present invention.
  • FIG. 9 illustrates a finite state machine (FSM) of a charge pump used in a headphone amplifier circuit according to one embodiment of the present invention.
  • FIGS. 10A-10C illustrate circuit diagrams of a charge pump at various operating states according to one embodiment of the present invention.
  • FIG. 11 illustrates a headphone amplifier according to one embodiment of the present invention.
  • FIG. 12 illustrates a response speed controller for a signal level detector according to one embodiment of the present invention.
  • FIG. 13 is a flowchart of a method for powering a headphone amplifier according to one embodiment of the present invention.
  • DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS
  • Embodiments of the present invention provide a class G headphone amplifier circuit which has improved power efficiency and low EMI. Embodiments may use an automatic signal level detector to detect the signal level of incoming signals and dynamically adjust positive and negative power supplies for headphone amplifiers. A voltage generator may generate pairs of differential output voltages at variable amplitudes, and supply to headphone amplifiers an amplitude determined by the automatic signal level detector. As a result, headphone amplifiers receive power supplies at voltage levels that correspond to an input signal level which may improve power efficiency and avoid signal clipping.
  • FIG. 3 illustrates a headphone amplifier circuit according to one embodiment of the present invention. The circuit 300 may include an automatic signal level detector 302, a voltage generator 303 and a pair of amplifiers 304, 305. The level detector 302 may compare input signals, which are to be amplified, to one or more voltage thresholds and may cause the voltage generator 303 to adjust output voltages VPOS and VNEG dynamically in response to this comparison. The output voltages VPOS and VNEG may be input to the amplifiers 304, 305 as power sources. In this manner, the circuit 300 tunes the supply power of the amplifiers 304, 305 to levels that are matched to the amplitude of the input signal and conserve energy.
  • Specifically, the headphone amplifier circuit may be coupled to a power supply VDD at a node 1, and may receive a left input signal via a capacitor C1 and a right input signal via a capacitor C2. An automatic signal level detector 302 may compare an input signal with a threshold VTH and, for the input signal, select a target (or reference) positive power supply VREFP and a target negative power supply VREFN (VREFP=−VREFN). In one embodiment, the automatic signal level detector 302 may compare the higher one of the left input signal and the right input signal with the threshold VTH1, and determine the amplitude of the positive and negative target power supplies. In one embodiment, the automatic signal level detector 302 may compare the input signal(s) to a plurality of thresholds; data regarding the thresholds and their corresponding target positive and negative power supplies may be stored in a memory, and the automatic signal level detector 302 may access the memory for the thresholds and target values.
  • The voltage generator 303 may be able to generate positive voltage output VPOS and negative voltage output VNEG at at least two amplitude steps, and may bias headphone amplifiers 304 and 305 with voltages at the amplitude step determined by the automatic signal level detector 302.
  • The headphone amplifier 304 may receive the left input signal and the headphone amplifier 305 may receive the right input signal. Their second input may be coupled to a common ground and their output may be coupled to a left headphone speaker and a right headphone speaker respectively, which are represented collectively by a load 301. A headphone may be any listening device that fits in or around the ear.
  • FIG. 4A illustrates exemplary waveforms of a two amplitude step power supply to headphone amplifiers according to one embodiment of the present invention. The automatic signal level detector 302 may compare an input signal with a threshold VTH1. When the amplitude of the input signal does not exceed the threshold VTH1, the voltage generator 303 may work at a first mode or voltage amplitude step, so that VPOS=V1 and VNEG=−V1, wherein 0<V1<VDD. When the amplitude of the input signal exceeds the threshold VTH1, the voltage generator 303 may work at a second mode or voltage amplitude step, so that VPOS=V2 and VNEG=−V2, wherein V2>V1. In one embodiment, V1=VTH1, and V2=VDD.
  • FIG. 4B illustrates waveforms of a three amplitude step power supply to headphone amplifiers according to one embodiment of the present invention. The automatic signal level detector 302 may compare an input signal with a second threshold VTH2 and a third threshold VTH3, wherein 0<VTH2<VTH3. When the amplitude of the input signal does not exceed the threshold VTH2, the voltage generator 303 may work at a third mode or voltage amplitude step, so that VPOS=V3 and VNEG=−V3, wherein 0<V3<VDD. When the amplitude of the input signal is between VTH2 and VTH3, the voltage generator 303 may work at a fourth mode or voltage amplitude step, so that VPOS=V4 and VNEG=−V4, wherein 0<V3<V4<VDD. When the amplitude of the input signal exceeds the threshold VTH3, the voltage generator 303 may work at a fifth mode or voltage amplitude step, so that VPOS=V5 and VNEG=−V5, wherein 0<V3<V4<V5<VDD. In one embodiment, V3=VTH2, V4=VTH3, and V5=VDD. The headphone amplifier circuit may have as many voltage amplitude steps as necessary.
  • In an embodiment shown in FIG. 5, the voltage generator may be a charge pump 503. An oscillator 5031 may provide oscillating signals to a control logic 5032, which may receive the target positive power supply VREFP and target negative power supply VREFN directly or indirectly from the automatic signal level detector 302. A driving block 5033 may configure state of switches in a switch block 5034, so that the charge pump 503 may keep its output VPOS approximately at VREFP, and its output VNEG approximately at VREFN.
  • FIG. 6 illustrates in more detail the architecture of the charge pump in FIG. 5. The charge pump may receive an input voltage VDD at a terminal CPVDD and output a positive voltage VPOS and a negative voltage VNEG at output terminals 603 and 604 respectively. Voltages VPOS and VNEG are at two amplitude steps according to the determination made by the automatic signal level detector 302, e.g., VPOS=V1 and VNEG=−V1 if the amplitude of the incoming signal does not exceed the threshold VTH1, or VPOS=V2 and VNEG=−V2 if the amplitude of the incoming signal exceeds the threshold VTH1.
  • A flying capacitor CF may be charged by the voltage VDD and discharge via load capacitors CP or CN, depending on the state of switches P1-P6.
  • A comparator 601 may compare the positive voltage output VPOS and the target positive power supply VREFP and output a feedback control signal PVH to the control logic 5032. In one example, PVH=0 when VPOS<VREFP, and PVH=1 otherwise. Similarly, a comparator 602 may compare the negative voltage output VNEG and the target negative power supply VREFN and output a feedback control signal NVL to the control logic 5032. In one example, NVL=0 when VNEG is higher than VREFN (or its amplitude is smaller than that of VREFN) and NVL=1 otherwise. The values of VREFP and VREFN may be provided by the automatic signal level detector 302, or provided by a memory device according to a control signal from the automatic signal level detector 302.
  • In response to the feedback control signals PVH and NVL from comparators 601 and 602, the control logic 5032 may change the state of switches P1-P6 and consequently the operating state of the charge pump to keep its positive voltage output VPOS close to VREFP and its negative voltage output VNEG close to VREFN.
  • FIG. 7 illustrates a finite state machine (FSM) of the charge pump in FIG. 6 in the first work mode, providing voltages ±V1 at the first amplitude step as shown in FIG. 4. FIGS. 8A-8C illustrate circuit diagrams of the charge pump in FIG. 6 at various operating states according to one embodiment of the present invention. The VREFP in FIG. 6 may be set to V1, and the VREFN in FIG. 6 may be set to −V1. The charge pump may change among four operating states: an initial state (INI), a positive voltage charging state (PVC), a negative voltage charging state (NVC) and a charge averaging state (CA) according to the state of switches P1-P6.
  • At the initial state (INI), all switches may be turned off, as shown in FIG. 6. VPOS is close to V1 and VNEG is close to −V1.
  • At the positive voltage charging state (PVC), switches P1 and P5 may be turned on, as shown in FIG. 8A, so that the input voltage VDD may charge the load capacitor CP to increase the value of VPOS to approximately V1.
  • At the negative voltage charging state (NVC), switches P4 and P6 may be turned on, as shown in FIG. 8B, so that the load capacitor CN may be negatively charged and VNEG may be lowered to approximately −V1.
  • At the charge averaging state (CA), switches P2 and P3 may be turned on, as shown in FIG. 8C, so that charge may be averaged between the flying capacitor CF and the load capacitor CP.
  • When the charge pump is at the INI operating state, if both PVH and NVL change to 0, the control logic 5032 may perform a transition 701, changing state of the switches (i.e., only keep P1 and P5 switched on) and consequently changing the charge pump to the PVC state to increase VPOS to approximately V1.
  • When the charge pump is at the PVC operating state, if PVH is 1 but NVL is 0, the control logic 5032 may perform a transition 702, changing state of the switches (i.e., only keep P4 and P6 switched on) and consequently changing the charge pump to the NVC state to lower the VNEG to approximately −V1.
  • When the charge pump is at the NVC operating state, if PVH is 1 but NVL is 0, the control logic 5032 may perform a transition 703, changing state of the switches (i.e., only keep P2 and P3 switched on) and consequently changing the charge pump to the CA state.
  • When the charge pump is at the CA operating state, if both PVH and NVL change to 1, the control logic 5032 may perform a transition 704, changing state of the switches (i.e., turn off all switches) and consequently changing the charge pump to the INI state to keep VPOS close to V1 and keep VNEG close to −V1.
  • When the charge pump is at the INI operating state, if PVH is 1 but NVL is 0, the control logic 5032 may perform a transition 705, changing state of the switches (i.e., only keep P2 and P3 switched on) and consequently changing the charge pump to the CA state.
  • When the charge pump is at the CA operating state, if PVH is 1 but NVL is 0, the control logic 5032 may perform a transition 706, changing state of the switches (i.e., only keep P4 and P6 switched on) and consequently changing the charge pump to the NVC state to lower the VNEG to approximately −V1.
  • When the charge pump is at the NVC operating state, if both PVH and NVL change to 0, the control logic 5032 may perform a transition 707, changing state of the switches (i.e., only keep P1 and P5 switched on) and consequently changing the charge pump to the PVC state to increase VPOS to approximately V1.
  • When the charge pump is at the PVC operating state, if both PVH and NVL change to 1, the control logic 5032 may perform a transition 708, changing state of the switches (i.e., turn off all switches) and consequently changing the charge pump to the INI state to keep VPOS close to V1 and keep VNEG close to −V1.
  • When the charge pump is at the CA operating state, if PVH is 0 and NVL is 1, the control logic 5032 may perform a transition 709, changing state of the switches (i.e., only keep P1 and P5 switched on) and consequently changing the charge pump to the PVC state to increase VPOS to approximately V1.
  • When the charge pump is at the NVC operating state, if both PVH and NVL are 1, the control logic 5032 may perform a transition 710, changing state of the switches (i.e., turn off all switches) and consequently changing the charge pump to the INI state to keep VPOS close to V1 and keep VNEG close to −V1.
  • FIG. 9 illustrates a finite state machine (FSM) of the charge pump in FIG. 6 in the second work mode, providing voltages ±V2 at the second amplitude step as shown in FIG. 4A. FIGS. 10A-10C illustrate circuit diagrams of the charge pump in FIG. 6 at various operating states according to one embodiment of the present invention. When the signal level detector 302 determines that the amplitude of the incoming signal exceeds the threshold VTH1, the charge pump may change from the first work mode to the second mode. Consequently, the VREFP may be set to V2, and the VREFN may be set to −V2.
  • The charge pump may change among four operating states: the initial state (INI), a positive voltage charging state (PVC), a negative voltage charging state (NVC) and a flying capacitor charging state (FCC) according to the state of the switches P1-P6.
  • At the initial operating state (INI), all switches may be turned off, as shown in FIG. 6. VPOS is close to V2, and VNEG is close to −V2.
  • At the flying capacitor charging state (FCC), switches P1 and P3 may be turned on, as shown in FIG. 10A, so that the input voltage VDD may charge the flying capacitor CF.
  • At the positive voltage charging state (PVC), switches P2 and P3 may be turned on, as shown in FIG. 10B, so that the flying capacitor CF may charge the load capacitor CP to increase the value of VPOS to approximately V2.
  • At the negative voltage charging state (NVC), switches P4 and P6 may be turned on, as shown in FIG. 10C, so that the load capacitor CN may be negatively charged and VNEG may be lowered to approximately −V2.
  • When the charge pump is at the INI operating state, if either PVH or NVL changes to 0, the control logic 5032 may perform a transition 901, changing state of the switches (i.e., only keep P1 and P3 switched on) and consequently changing the charge pump to the FCC state to charge the flying capacitor CF.
  • When the charge pump is at the INI operating state, if both PVH and NVL are 0, the control logic 5032 may perform a transition 902, changing state of the switches (i.e., only keep P2 and P3 switched on) and consequently changing the charge pump to the PVC state to increase the value of VPOS to approximately V2.
  • When the charge pump is at the FCC operating state, if both PVH and NVL are 1, the control logic 5032 may perform a transition 903, changing state of the switches (i.e., turn off all switches) and consequently changing the charge pump to the INI state to keep VPOS close to V2 and VNEG close to −V2.
  • When the charge pump is at the FCC operating state, if PVH is 0, the control logic 5032 may perform a transition 904, changing state of the switches (i.e., only keep P2 and P3 switched on) and consequently changing the charge pump to the PVC state to increase the value of VPOS to approximately V2.
  • When the charge pump is at the FCC operating state, if PVH=1 and NVL=0, the control logic 5032 may perform a transition 905, changing state of the switches (i.e., only keep P4 and P6 switched on) and consequently changing the charge pump to the NVC state to decrease VNEG to approximately −V2.
  • When the charge pump is at the NVC operating state, if either PVH or NVL changes to 0, the control logic 5032 may perform a transition 906, changing state of the switches (i.e., only keep P1 and P3 switched on) and consequently changing the charge pump to the FCC state to charge the flying capacitor CF.
  • When the charge pump is at the NVC operating state, if both PVH and NVL are 1, the control logic 5032 may perform a transition 907, changing state of the switches (i.e., turn off all switches) and consequently changing the charge pump to the INI state to keep VPOS close to V2 and VNEG close to −V2.
  • When the charge pump is at the PVC operating state, if both PVH and NVL are 1, the control logic 5032 may perform a transition 908, changing state of the switches (i.e., turn off all switches) and consequently changing the charge pump to the INI state to keep VPOS close to V2 and VNEG close to −V2.
  • When the charge pump is at the PVC operating state, if either PVH or NVL changes to 0, the control logic 5032 may perform a transition 909, changing state of the switches (i.e., only keep P1 and P3 switched on) and consequently changing the charge pump to the FCC state to charge the flying capacitor.
  • FIGS. 7 and 9 are two embodiments of the present invention only, and are not intended to limit the sequence of the transitions. The charge pump may start at any work mode or operating state, and perform any transitions as long as conditions of that transition are met.
  • For the sake of clarity, the charge pump in FIGS. 6-10 are described with a two amplitude step headphone amplifier circuit, although the charge pump may be used with headphone amplifier circuits with more amplitude steps. The charge pump may change to a different work mode or voltage amplitude step when VREFP and VREFN are changed. For example, for the three amplitude step power supply to headphone amplifiers shown in FIG. 4B, at the third work mode, VREFP may be set to V3 and VREFN may be set to −V3. At the fourth work mode, VREFP may be set to V4 and VREFN may be set to −V4. At the fifth work mode, VREFP may be set to V5 and VREFN may be set to −V5. At each work mode, the control logic 5032 may turn on and off switches P1-P6 according to an FSM for that mode, so as to change operating state of the charge pump to keep VPOS close to VREFP and VNEG close to VREFN.
  • FIG. 11 illustrates a headphone amplifier according to one embodiment of the present invention. As shown, the headphone amplifier 304 or 305 may have a first stage and a second stage. The first stage A1 may be powered by VDD and VNEG, and the second stage A2 may be powered by VPOS and VNEG.
  • Further embodiments are also possible. For example, in addition to a charge pump, other devices capable of generating positive and negative voltages at multiple amplitude steps may be used as the voltage generator 303 as well.
  • FIG. 12 illustrates a response speed controller for a signal level detector according to one embodiment of the present invention. The response speed controller may set the signal level detector to work at a fast response speed when incoming signals are higher than a predetermined value to prevent clipping, and at a slower response speed when incoming signals are lower than the predetermined value to conserve battery power.
  • In one embodiment, a fast response speed may be set as the default, and may be changed to a slower speed when incoming signals are lower than a predetermined value for a predetermined period of time. As shown, incoming signals may be compared at a comparator COMP1 with a threshold VTH1, which is used to determine voltages VPOS and VNEG; and compared at a comparator COMP2 with a predetermined value VTH1−v, which is used to determine the response speed of the signal level detector, wherein VTH1>VTH1−v.
  • For an incoming signal VIN>VTH1>VTH1−v, the output of the comparator COMP1 is high, and the output terminal Q of a flip-flop FF1 is kept high. At the same time, the output terminal of a flip-flop FF2 is also kept high. Consequently, the output of a NOR gate is low and cannot trigger a counter coupled at its output, and a multiplexer MUX may keep the response speed of the signal level detector at the fast speed.
  • When an incoming signal is between VTH1 and VTH1−v, the output of the comparator COMP1 is low. Since the output of the comparator COMP2 is high, the output of the NOR gate is still low and cannot trigger the counter to change the response speed.
  • For an incoming signal VIN<VTH1−v<VTH1, the output of the NOR gate is high and the counter may be triggered. If the output of the NOR gate is high for a predetermined period of time, e.g., 30 ms, the counter's output may turn high and trigger the multiplexer MUX to change the response speed to a slower one.
  • FIG. 13 is a flowchart of a method for powering a headphone amplifier according to one embodiment of the present invention. The method may be used in the headphone amplifier circuit in FIG. 3 to generate voltages VPOS and VNEG shown in FIG. 4A. As shown, at 1301, the signal level detector 302 may detect whether an incoming signal exceeds the threshold VH1.
  • If the incoming signal exceeds VH1, at 1302, the voltage generator 303 may generate voltages VPOS and VNEG at a bigger amplitude, e.g., VPOS=V2 and VNEG=−V2.
  • If the incoming signal does not exceed VH1, at 1303, the voltage generator 303 may generate voltages VPOS and VNEG at a smaller amplitude, e.g., VPOS=V1 and VNEG=−V1.
  • At 1304, voltages VPOS and VNEG may be used to power amplifiers 304 and 305.
  • Thus, large DC blocking capacitors required in the prior art circuit shown in FIG. 1 are avoided. In addition, since power supplies for headphone amplifiers 304 and 305 are selected according to the incoming signal level, instead of always using the full VDD as the prior art headphone amplifier circuit in FIG. 2 does, the headphone amplifier circuit of the present invention is more power efficient.
  • Several features and aspects of the present invention have been illustrated and described in detail with reference to particular embodiments by way of example only, and not by way of limitation. Those of skill in the art will appreciate that alternative implementations and various modifications to the disclosed embodiments are within the scope and contemplation of the present disclosure. Therefore, it is intended that the invention be considered as limited only by the scope of the appended claims.

Claims (26)

1. An amplifier circuit, comprising:
a signal level detector, comparing an incoming signal with a first threshold and providing a first control signal when the incoming signal exceeds the first threshold and a second control signal when the incoming signal does not exceed the first threshold;
a voltage generator, coupled to the signal level detector and generating a positive output voltage at a first amplitude when receiving the first control signal and a positive output voltage at a second amplitude when receiving the second control signal; and
an amplifier, receiving at a positive power supply terminal the positive output voltage from the voltage generator.
2. The amplifier circuit of claim 1, wherein the voltage generator further generates a negative output voltage at the first amplitude when receiving the first control signal and a negative output voltage at the second amplitude when receiving the second control signal; and wherein the amplifier receives at a negative power supply terminal the negative output voltage from the voltage generator.
3. The amplifier circuit of claim 2, wherein the voltage generator is a charge pump.
4. The amplifier circuit of claim 3, wherein the charge pump comprises a flying capacitor, a first load capacitor for obtaining the positive voltage output, a second load capacitor for obtaining the negative voltage output, and a plurality of switches for changing the charge pump between at least a first operating state and a second operating state.
5. The amplifier circuit of claim 4, wherein the charge pump further comprises a first comparator for comparing the positive voltage output and a first positive voltage reference signal, and generating a first feedback control signal.
6. The amplifier circuit of claim 5, wherein the charge pump further comprises a second comparator for comparing the negative voltage output and a first negative voltage reference signal, and generating a second feedback control signal.
7. The amplifier circuit of claim 6, wherein the charge pump further comprises control logic for receiving the first and second feedback control signal and changing the charge pump between the first operating state and the second operating state with a state machine.
8. The amplifier circuit of claim 4, wherein the first and second operating state are selected from a group consisting of: an initial state at which the positive voltage output is kept approximately at a first positive reference voltage and the negative voltage output is kept approximately at a first negative reference voltage, a positive voltage charging state at which the first load capacitor is charged to raise the positive voltage output to the first positive reference voltage, a negative voltage charging state at which the second load capacitor is negatively charged to lower the negative voltage output to the first negative reference voltage, and a charge averaging state.
9. The amplifier circuit of claim 4, wherein the first and second operating state are selected from a group consisting of: an initial state at which the positive voltage output is kept approximately at a first positive reference voltage and the negative voltage output is kept approximately at a first negative reference voltage, a positive voltage charging state at which the first load capacitor is charged to raise the positive voltage output to the first positive reference voltage, a negative voltage charging state at which the second load capacitor is negatively charged to lower the negative voltage output to the first negative reference voltage, and a flying capacitor charging state at which the flying capacitor is charged.
10. The amplifier circuit of claim 1, wherein the amplifier comprises a first stage and a second stage and the second stage receives the positive voltage output.
11. The amplifier circuit of claim 1, wherein when the incoming signal has two or more components, the component with the biggest amplitude is compared with the first threshold.
12. The amplifier circuit of claim 1, further comprising a response speed controller for the signal level detector which compares the incoming signal with a predetermined value, and selects a fast response speed when the incoming signal exceeds the predetermined value.
13. The amplifier circuit of claim 12, wherein the response speed controller selects a slower response speed when the incoming signal is lower than the predetermined value for a predetermined period of time.
14. A headphone amplifier circuit comprising the amplifier circuit of claim 1.
15. A portable electronic device comprising the amplifier circuit of claim 1.
16. A method for powering a headphone amplifier, comprising:
comparing an incoming signal with a first threshold and providing a first control signal when the incoming signal exceeds the first threshold and a second control signal when the incoming signal does not exceed the first threshold;
generating a positive output voltage at a first amplitude in response to the first control signal and a positive output voltage at a second amplitude in response to the second control signal; and
powering an amplifier with the positive output voltage.
17. The method of claim 16, further comprising: generating a negative output voltage at the first amplitude in response to the first control signal and a negative output voltage at the second amplitude in response to the second control signal; and powering the amplifier with the negative output voltage.
18. The method of claim 17, further comprising: comparing the positive voltage output and a first positive voltage reference signal and generating a first feedback control signal.
19. The method of claim 18, further comprising: comparing the negative voltage output and a first negative voltage reference signal, and generating a second feedback control signal.
20. The method of claim 19, further comprising: keeping the positive voltage output close to the first positive voltage reference signal and keeping the negative voltage output close to the first negative voltage reference signal in response to the first and second feedback control signal.
21. The method of claim 20, further comprising: setting the first positive voltage reference signal to a positive value with the first amplitude, and setting the first negative voltage reference signal to a negative value with the first amplitude.
22. The method of claim 16, further comprising:
comparing the incoming signal with a second threshold and providing a third control signal when the incoming signal exceeds the second threshold and a fourth control signal when the incoming signal does not exceed the second threshold; and
generating a positive output voltage at a third amplitude in response to the third control signal and a positive output voltage at a fourth amplitude in response to the fourth control signal.
23. The method of claim 16, wherein when the incoming signal has two or more components, the component with the biggest amplitude is compared with the first threshold.
24. The method of claim 16, further comprising: comparing the incoming signal with a predetermined value, and setting the signal level detector to work at a fast response speed when the incoming signal exceeds the predetermined value.
25. The method of claim 24, further comprising: setting the signal level detector to work at a slower response speed when the incoming signal is lower than the predetermined value for a predetermined period of time.
26. An amplifier system, comprising:
a signal level detector to compare an information signal with a predetermined threshold and to generate a control signal responsive thereto,
a multi-mode charge pump having a pair of differential output terminals to generate pairs of differential output voltages at a plurality of voltage levels, a mode of the charge pump controlled by the control signal, and
an amplifier having power supply terminals coupled to the charge pump output terminal and having an input for the information signal.
US12/255,537 2008-10-21 2008-10-21 Headphone amplifier circuit Active US7880548B2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US12/255,537 US7880548B2 (en) 2008-10-21 2008-10-21 Headphone amplifier circuit
PCT/US2009/061433 WO2010048256A1 (en) 2008-10-21 2009-10-21 Headphone amplifier circuit
CN2009801416793A CN102204086B (en) 2008-10-21 2009-10-21 Headphone amplifier circuit and power supply method, and portable electronic device
US12/983,412 US8228124B2 (en) 2008-10-21 2011-01-03 Headphone amplifier circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12/255,537 US7880548B2 (en) 2008-10-21 2008-10-21 Headphone amplifier circuit

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/983,412 Continuation US8228124B2 (en) 2008-10-21 2011-01-03 Headphone amplifier circuit

Publications (2)

Publication Number Publication Date
US20100097148A1 true US20100097148A1 (en) 2010-04-22
US7880548B2 US7880548B2 (en) 2011-02-01

Family

ID=41354089

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/255,537 Active US7880548B2 (en) 2008-10-21 2008-10-21 Headphone amplifier circuit
US12/983,412 Expired - Fee Related US8228124B2 (en) 2008-10-21 2011-01-03 Headphone amplifier circuit

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/983,412 Expired - Fee Related US8228124B2 (en) 2008-10-21 2011-01-03 Headphone amplifier circuit

Country Status (3)

Country Link
US (2) US7880548B2 (en)
CN (1) CN102204086B (en)
WO (1) WO2010048256A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110255698A1 (en) * 2010-04-19 2011-10-20 Hubert Young Programmable noise gate for audio amplifier employing a combination of low-noise and noise-rejecting analog and digital signal processing
US8436683B2 (en) 2010-11-29 2013-05-07 Robert Gehrke High efficiency audio amplifier
US20180190256A1 (en) * 2017-01-03 2018-07-05 Synaptics Incorporated Hum reduction circuit and method
US20180198430A1 (en) 2017-01-06 2018-07-12 Avnera Corporation Power supply for class g amplifier

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102075146B (en) * 2009-10-20 2013-07-10 成都芯源系统有限公司 G-class audio amplification system and method
US8797103B2 (en) 2010-12-07 2014-08-05 Skyworks Solutions, Inc. Apparatus and methods for capacitive load reduction
TWI457739B (en) 2012-03-14 2014-10-21 Anpec Electronics Corp Dynamic power control method and circuit thereof
CN103973231B (en) * 2013-01-31 2017-04-26 立锜科技股份有限公司 Voltage adjustment circuit of amplification circuit and related adjustment method
CN105576966B (en) * 2016-01-05 2018-05-08 嘉兴禾润电子科技有限公司 A kind of charge pump circuit for producing positive and negative voltage sources
CN107070410B (en) * 2017-04-13 2023-04-28 成都信息工程大学 Dynamic power amplifier
CN107026618B (en) * 2017-04-13 2023-05-02 成都信息工程大学 High efficiency amplifier and method for controlling power supply thereof
CN106899270B (en) * 2017-04-13 2023-04-28 成都信息工程大学 Dynamic monitoring circuit
CN107040218B (en) * 2017-04-13 2023-05-16 成都信息工程大学 CAP-FREE amplifier
US10411651B2 (en) 2017-04-13 2019-09-10 Chengdu University Of Information Technology High-efficiency amplifying device and method for controlling power supply thereof
CN111901725B (en) * 2020-07-22 2022-02-01 上海艾为电子技术股份有限公司 Audio power amplifier circuit and power limiting method thereof

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3486128A (en) * 1968-02-07 1969-12-23 Us Army Power amplifier for amplitude modulated transmitter
US3900823A (en) * 1973-03-28 1975-08-19 Nathan O Sokal Amplifying and processing apparatus for modulated carrier signals
US6586992B1 (en) * 2000-10-16 2003-07-01 Globespanvirata, Inc. System and method for increasing power range in a power amplifier using a single voltage supply
US6825726B2 (en) * 2000-07-12 2004-11-30 Indigo Manufacturing Inc. Power amplifier with multiple power supplies
US7061327B2 (en) * 2002-01-24 2006-06-13 Maxim Integrated Products, Inc. Single supply headphone driver/charge pump combination
US7193470B2 (en) * 2003-03-04 2007-03-20 Samsung Electronics Co., Ltd. Method and apparatus for controlling a power amplifier in a mobile communication system
US20080116979A1 (en) * 2006-06-30 2008-05-22 Lesso John P Amplifier circuit and methods of operation thereof
US7466195B2 (en) * 2007-05-18 2008-12-16 Quantance, Inc. Error driven RF power amplifier control with increased efficiency

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7310420B2 (en) * 2004-04-28 2007-12-18 Gn Netcom A/S Telephone headset amplifier with noise blanking capability
TWI315937B (en) * 2004-10-18 2009-10-11 Monolithic Power Systems Inc Low noise audio amplifier and the method thereof
EP1982400A4 (en) 2006-01-23 2014-08-13 Audera Internat Sales Inc Power supply for limited power sources and audio amplifier using power supply
US8362838B2 (en) 2007-01-19 2013-01-29 Cirrus Logic, Inc. Multi-stage amplifier with multiple sets of fixed and variable voltage rails

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3486128A (en) * 1968-02-07 1969-12-23 Us Army Power amplifier for amplitude modulated transmitter
US3900823A (en) * 1973-03-28 1975-08-19 Nathan O Sokal Amplifying and processing apparatus for modulated carrier signals
US6825726B2 (en) * 2000-07-12 2004-11-30 Indigo Manufacturing Inc. Power amplifier with multiple power supplies
US6586992B1 (en) * 2000-10-16 2003-07-01 Globespanvirata, Inc. System and method for increasing power range in a power amplifier using a single voltage supply
US7061327B2 (en) * 2002-01-24 2006-06-13 Maxim Integrated Products, Inc. Single supply headphone driver/charge pump combination
US7193470B2 (en) * 2003-03-04 2007-03-20 Samsung Electronics Co., Ltd. Method and apparatus for controlling a power amplifier in a mobile communication system
US20080116979A1 (en) * 2006-06-30 2008-05-22 Lesso John P Amplifier circuit and methods of operation thereof
US7466195B2 (en) * 2007-05-18 2008-12-16 Quantance, Inc. Error driven RF power amplifier control with increased efficiency

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110255698A1 (en) * 2010-04-19 2011-10-20 Hubert Young Programmable noise gate for audio amplifier employing a combination of low-noise and noise-rejecting analog and digital signal processing
US8436683B2 (en) 2010-11-29 2013-05-07 Robert Gehrke High efficiency audio amplifier
US20180190256A1 (en) * 2017-01-03 2018-07-05 Synaptics Incorporated Hum reduction circuit and method
CN110121838A (en) * 2017-01-03 2019-08-13 辛纳普蒂克斯公司 Noise reduces circuit and method
US10553192B2 (en) * 2017-01-03 2020-02-04 Synaptics Incorporated Hum reduction circuit and method
US20180198430A1 (en) 2017-01-06 2018-07-12 Avnera Corporation Power supply for class g amplifier
WO2018128937A1 (en) * 2017-01-06 2018-07-12 Avnera Corporation Power supply for class g amplifier
US10425053B2 (en) 2017-01-06 2019-09-24 Avnera Corporation Power supply for class G amplifier

Also Published As

Publication number Publication date
US8228124B2 (en) 2012-07-24
US7880548B2 (en) 2011-02-01
US20110095829A1 (en) 2011-04-28
WO2010048256A1 (en) 2010-04-29
CN102204086B (en) 2013-09-04
CN102204086A (en) 2011-09-28

Similar Documents

Publication Publication Date Title
US7880548B2 (en) Headphone amplifier circuit
US9705458B1 (en) Energy-efficient consumer device audio power output stage with gain control
CN110366819B (en) Amplifier circuit for amplifying an audio signal with controlled power supply
US9595869B2 (en) Multi-level switching regulator circuits and methods with finite state machine control
US9742357B2 (en) Audio system having an improved efficiency and extended operation time
US9306520B2 (en) Reverse current prevention
US7468631B1 (en) Class D amplifier
US20110084760A1 (en) Highly efficient class-g amplifier and control method thereof
US7733178B1 (en) High efficiency audio amplifier
US6940345B2 (en) Supplying a ramp voltage to an amplifier
US7298209B1 (en) Class D amplifier
US9209757B1 (en) Energy-efficient personal audio device output stage with signal polarity-dependent power supply update rate
US20100156520A1 (en) Reference voltage generator
KR20130090930A (en) Charge pump circuit
US20120235730A1 (en) Charge pump surge current reduction
US9312755B2 (en) Charge pump power savings
US7164312B1 (en) Apparatus and method for pop-and-click suppression with fast turn-on time
US8115542B2 (en) Variable frequency class-D amplifier, control method thereof, and ramp generator therefor
JP2010130136A (en) Audio signal processing circuit, and method of controlling charge pump circuit
US7184561B2 (en) Electronic apparatus having audio output units
JP7204440B2 (en) power amplifier
US20240056039A1 (en) Switching amplifier circuitry
US11906993B2 (en) Nonlinear feedforward correction in a multilevel output system
TWI716763B (en) Class-g amplifier and a control method for a class-g amplifier

Legal Events

Date Code Title Description
AS Assignment

Owner name: ANALOG DEVICES INC.,MASSACHUSETTS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YE, JINGHUA;SHEN, HUI;LI, DANNY;SIGNING DATES FROM 20081017 TO 20081020;REEL/FRAME:021716/0026

Owner name: ANALOG DEVICES INC., MASSACHUSETTS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YE, JINGHUA;SHEN, HUI;LI, DANNY;SIGNING DATES FROM 20081017 TO 20081020;REEL/FRAME:021716/0026

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552)

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12