US20090325373A1 - Semiconductor memory device and method of manufacturing the same - Google Patents
Semiconductor memory device and method of manufacturing the same Download PDFInfo
- Publication number
- US20090325373A1 US20090325373A1 US12/555,928 US55592809A US2009325373A1 US 20090325373 A1 US20090325373 A1 US 20090325373A1 US 55592809 A US55592809 A US 55592809A US 2009325373 A1 US2009325373 A1 US 2009325373A1
- Authority
- US
- United States
- Prior art keywords
- film
- hafnium oxide
- memory device
- insulating film
- semiconductor memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 78
- 238000004519 manufacturing process Methods 0.000 title claims description 32
- 239000002245 particle Substances 0.000 claims abstract description 36
- 239000000758 substrate Substances 0.000 claims abstract description 19
- 229910044991 metal oxide Inorganic materials 0.000 claims abstract description 13
- 150000004706 metal oxides Chemical class 0.000 claims abstract description 13
- 229910052751 metal Inorganic materials 0.000 claims abstract description 11
- 239000002184 metal Substances 0.000 claims abstract description 11
- 150000004767 nitrides Chemical class 0.000 claims abstract description 11
- 229910000449 hafnium oxide Inorganic materials 0.000 claims description 127
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 claims description 127
- 238000012545 processing Methods 0.000 claims description 26
- 150000002736 metal compounds Chemical class 0.000 claims description 20
- 239000002923 metal particle Substances 0.000 claims description 5
- 239000004615 ingredient Substances 0.000 claims description 4
- 238000003860 storage Methods 0.000 abstract description 52
- 239000010410 layer Substances 0.000 description 55
- 238000000034 method Methods 0.000 description 16
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 14
- 238000000151 deposition Methods 0.000 description 14
- 229910052710 silicon Inorganic materials 0.000 description 14
- 239000010703 silicon Substances 0.000 description 14
- 230000008021 deposition Effects 0.000 description 13
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 8
- 239000002105 nanoparticle Substances 0.000 description 6
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 5
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 4
- 239000002159 nanocrystal Substances 0.000 description 4
- 238000004151 rapid thermal annealing Methods 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 238000000277 atomic layer chemical vapour deposition Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 238000005259 measurement Methods 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000000608 laser ablation Methods 0.000 description 2
- 238000001451 molecular beam epitaxy Methods 0.000 description 2
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 229910001936 tantalum oxide Inorganic materials 0.000 description 2
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 2
- 230000005641 tunneling Effects 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910003855 HfAlO Inorganic materials 0.000 description 1
- 229910004143 HfON Inorganic materials 0.000 description 1
- 229910004129 HfSiO Inorganic materials 0.000 description 1
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 150000004645 aluminates Chemical class 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- -1 hafnium nitride Chemical class 0.000 description 1
- 239000002784 hot electron Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000011835 investigation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 239000011856 silicon-based particle Substances 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- ZVWKZXLXHLZXLS-UHFFFAOYSA-N zirconium nitride Chemical compound [Zr]#N ZVWKZXLXHLZXLS-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02181—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing hafnium, e.g. HfO2
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0466—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31645—Deposition of Hafnium oxides, e.g. HfO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/4234—Gate electrodes for transistors with charge trapping gate insulator
- H01L29/42348—Gate electrodes for transistors with charge trapping gate insulator with trapping site formed by at least two separated sites, e.g. multi-particles trapping site
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2216/00—Indexing scheme relating to G11C16/00 and subgroups, for features not directly covered by these groups
- G11C2216/02—Structural aspects of erasable programmable read-only memories
- G11C2216/06—Floating gate cells in which the floating gate consists of multiple isolated silicon islands, e.g. nanocrystals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02142—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides
- H01L21/02145—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides the material containing aluminium, e.g. AlSiOx
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02142—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides
- H01L21/02148—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides the material containing hafnium, e.g. HfSiOx or HfSiON
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02142—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides
- H01L21/02161—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides the material containing more than one metal element
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02178—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing aluminium, e.g. Al2O3
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02183—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing tantalum, e.g. Ta2O5
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02186—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing titanium, e.g. TiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02189—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing zirconium, e.g. ZrO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02194—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing more than one metal element
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02266—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by physical ablation of a target, e.g. sputtering, reactive sputtering, physical vapour deposition or pulsed laser deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02269—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by thermal evaporation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/0228—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
Definitions
- the present invention relates to a semiconductor memory device and a method of manufacturing the same, more specifically, a semiconductor memory device which stores charges in nanodots, nanoparticles or others to thereby memorize information.
- the memory device using silicon nanocrystals comprises silicon particles formed in an insulating film over a silicon substrate store charges in the particles to make memory operations.
- Patent Reference 1 Japanese published unexamined patent application No. Hei 11-040809
- Patent Reference 2 Japanese published unexamined patent application No. 2000-022005
- Patent Reference 3 Japanese published unexamined patent application No. 2004-111734
- the silicon nanocrystals have the minimum particle size of only about 6-10 nm and have the surface density limited to about 1 ⁇ 10 12 cm ⁇ 2 .
- Such size and surface density make the dot number per 1 cell (1 bit) small unsuitably for the future miniaturization of the device.
- the dot number per 1 cell is 20 pieces when converted from the above-described surface density. In this case, if the dot number is varied by 2 pieces due to fluctuations of the process, the stored charge amount will be varied by as much as 10%, and the miniaturization will be soon limited.
- An object of the present invention is to provide a semiconductor memory device, which stores charges in charge accumulators, such as nanodots, nanoparticles or others to memorize information and a method of manufacturing the same, including particles which are much miniaturized as charge storage bodies and formed in a high surface density, and a method of manufacturing the semiconductor memory device.
- a semiconductor memory device comprising a charge storage layer formed over a semiconductor substrate and including a plurality of particles as charge storage bodies in an insulating film, and a gate electrode formed over the charge storage layer, the particles being formed of metal oxide or metal nitride.
- a method of manufacturing a semiconductor memory device comprising the steps of: forming a first insulating film over a semiconductor substrate; forming a metal compound film of a metal oxide or a metal nitride over the first insulating film; self-cohering the metal compound film by a thermal processing to form a plurality of particles of the metal oxide or the metal nitride; forming a second insulating film over the first insulating film with the particles formed on; and forming a gate electrode over the second insulating film.
- a method of manufacturing a semiconductor memory device comprising the steps of: forming a first insulating film over a semiconductor substrate; forming a metal compound film of metal oxide or metal nitride over the first insulating film; forming a second insulating film over the metal compound film; self-cohere the metal compound film by a thermal processing to form a plurality of particles of the metal oxide or the metal nitride; and forming a gate electrode over the second insulating film.
- the self-cohesiveness of metal oxide is utilized to form particles of the metal oxide, whereby the particles can be formed, much miniaturized in a high surface density.
- the semiconductor memory device can include the charge storage layer containing the particles as the charge storage bodies in a high density, and the fluctuations of the charge retaining amount can be suppressed small in more miniaturized devices.
- FIG. 1 is a diagrammatic sectional view showing a structure of a semiconductor memory device according to a first embodiment of the present invention.
- FIG. 2 is a graph showing the writing time dependency of the shift amount of the threshold voltage of the semiconductor memory device according to the first embodiment of the present invention.
- FIG. 3 is a graph showing the Id-Vg characteristics of the semiconductor memory device according to the first embodiment of the present invention.
- FIG. 4 is a graph showing the charge retaining characteristics of the semiconductor memory device including the charge storage layer containing hafnium oxide film.
- FIG. 5 is a graph showing the charge retaining characteristics of the semiconductor memory device including the charge storage layer containing hafnium oxide dots.
- FIGS. 6A-C are sectional views showing the method of manufacturing the semiconductor memory device according to the first embodiment of the present invention (Part 1 ).
- FIGS. 7A-C are sectional views showing the method of manufacturing the semiconductor memory device according to the first embodiment of the present invention (Part 2 ).
- FIG. 8 is a graph showing the relationship between the film thickness of the hafnium oxide film and the particle diameter of the hafnium oxide dots.
- FIGS. 9A-B are sectional views showing another method of manufacturing the semiconductor memory device according to the first embodiment of the present invention.
- FIG. 10 is a diagrammatic sectional view showing a structure of a semiconductor memory device according to a second embodiment of the present invention.
- FIG. 11 is a graph showing the Id-Vg characteristics of the semiconductor memory device according to the second embodiment of the present invention.
- FIGS. 12A-B are sectional views showing the method of manufacturing the semiconductor memory device according to the second embodiment of the present invention.
- FIG. 1 is a diagrammatic sectional view showing a structure of a semiconductor memory device according to the present embodiment.
- FIG. 2 is a graph showing the writing time dependency of the shift amount of the threshold voltage of the semiconductor memory device according to the present embodiment.
- FIG. 3 is a graph showing the Id-Vg characteristics of the semiconductor memory device according to the present embodiment.
- FIG. 4 is a graph showing the charge retaining characteristics of the semiconductor memory device including the charge storage layer containing hafnium oxide film.
- FIG. 5 is a graph showing the charge retaining characteristics of the semiconductor memory device including the charge storage layer containing hafnium oxide dots.
- FIGS. 6 and 7 are sectional views showing the method of manufacturing the semiconductor memory device according to the present embodiments.
- FIG. 8 is a graph showing the relationship between the film thickness of the hafnium oxide film and the particle diameter of the hafnium oxide dots.
- FIG. 9 is sectional views showing another method of manufacturing the semiconductor memory device according to the present embodiment.
- a charge storage layer 26 for storing charges as memory information is formed over a silicon substrate 10 .
- the charge storage layer 26 includes a tunnel insulating film 12 , a top insulating film 24 formed on the tunnel insulating film 12 , and hafnium oxide dots formed separate from each other in the interface between the tunnel insulating film 12 and the top insulating film 24 .
- a gate electrode 30 is formed over the charge storage layer 26 . In the silicon substrate 10 on both sides of the gate electrode 30 , source/drain regions 32 are formed.
- the semiconductor memory device is characterized mainly in that the charge storage layer 26 has the hafnium oxide dots 16 .
- Hafnium oxide is an insulating material but is a substance which functions as a trap of charges. Accordingly, the charge storage layer containing hafnium oxide dots is formed, whereby charges as memory information can be stored in the charge storage layer and can be used as a memory device.
- the semiconductor memory device can form the NAND memory cell used as a 1 bit/1 transistor cell, in which a charge is written overall in the charge storage layer 26 , and also can form the MirrorBit-type memory cell used as a 2 bits/1 transistor cell, in which a charges are written locally in the respective ends of the source/drain regions.
- FIG. 2 is a graph showing the writing time dependency of the shift amount of the threshold voltage ⁇ Vth of the semiconductor memory device according to the present embodiment.
- the writing in the sample used in this measurement was assumed to be in the NAND memory cells and was made by injecting electrons from the side of the substrate into the charge storage layer by F-N tunneling.
- the shift amount of the threshold voltage ⁇ Vth increases as the writing time is increased. Based on this, the charges are stored in the hafnium oxide dots 16 in the charge storage layer 26 .
- FIG. 3 is a graph showing the Id-Vg characteristics of the semiconductor memory device according to the present embodiment.
- the sample used in the measurement was assumed to be for the MirrorBit-type memory cell, and charges were injected locally in the charge storage layer near one of the source and the drain.
- the Id-Vg characteristics were measured for the forward reading with respect to the writing and the reverse reading with respect to the writing.
- the Id-Vg characteristics were measured with the diffused layer on the side where the charges were written set as the drain, and in the reverse reading, the Id-Vg characteristics were measured with the diffused layer on the side where the charges were not written set as the drain.
- the shift is observed in the Id-Vg characteristics between the forward reading and the reverse reading, and it is found that the threshold voltage changed. Based on this, it can be confirmed that the charges are stored locally in the hafnium oxide dots 16 in the charge storage layer 26 .
- the semiconductor memory device including the charge storage layer 26 containing hafnium oxide dots 16 is applicable to the NAND-type memory cell and the MirrorBit-type memory cell.
- hafnium oxide which is insulator, is formed in hafnium oxide film to be used as a charge storage layer, as in the semiconductor memory device using ONO film as the charge storage layer.
- hafnium oxide even in hafnium oxide film cannot function as a charge storage layer of good characteristics.
- FIG. 4 is a graph showing the charge retaining characteristics of a semiconductor memory device including the charge storage layer 26 having a hafnium oxide film formed between the tunnel insulating film 12 and the top insulating film 24 .
- FIG. 5 is a graph showing the charge retaining characteristics of the semiconductor memory device according to the present embodiment including the chare storage layer 26 having the hafnium oxide particles between the tunnel insulating film 12 and the top insulating film 24 .
- FIG. 4 it is found that in the semiconductor memory device including the hafnium oxide film, in the cells storing charges (written bit in the graph), as time is increased, the threshold voltage Vth is lowered, and the charges are lost.
- hafnium oxide film in which the threshold voltage Vth is largely changed due to the phenomenon that charges easily move in the film, is unsuitable for the device storing information.
- the semiconductor memory device according to the present embodiment which includes hafnium oxide dots, as shown in FIG. 5 , in either of the cells storing charge (written bit in the graph) and the erased cells storing no charges (erased bit in the graph), the threshold voltage Vth makes no substantial changes as time is increased. That is, the semiconductor memory device according to the present embodiment, which includes hafnium oxide dots, has very good charge retaining characteristics.
- Hafnium oxide can be formed in particles of not more than 4 nm by the manufacturing method the inventor of the present application found, which will be described later. Furthermore, the hafnium oxide dots can be formed in a high density exceeding 1 ⁇ 10 12 cm ⁇ 2 surface density. These particle diameter and density are more miniaturized and higher than the limit particle size of about 6-10 nm and the limit surface density of 1 ⁇ 10 12 cm ⁇ 2 of the silicon nanocrystals, and hafnium oxide is very prospective to further miniaturize the device.
- the hafnium oxide dots 16 are distributed in two dimensions and equidistant from the silicon substrate 10 . That is, the hafnium oxide dots 16 are formed at a substantially uniform height in the charge storage layer 26 . Accordingly, depending on the film thicknesses of the tunnel insulating film 12 and the top insulating film 24 , the thickness-wise position of the hafnium oxide dots 16 can be controlled.
- the threshold shift of a transistor much depends on a stored charge amount and a distance from the electrode, and it is very effective to control the shift amount of the threshold voltage or suppress the fluctuations of the threshold voltage that the thickness-wise position of the hafnium oxide dots 16 can be controlled.
- the tunnel insulating film 12 of, e.g., a 3 nm-thickness silicon oxide film is formed over the silicon substrate 10 by, e.g., thermal oxidation method.
- the tunnel insulating film 12 is formed by making thermal oxidation in, e.g., a 800° C. dry oxygen ambient.
- the oxidation method and the ambient are not limited to the above, and the film thickness is in the range of 1-10 nm.
- a 1 nm-thickness hafnium oxide film 14 is deposited by, e.g., MOCVD method ( FIG. 6A ).
- the film forming conditions are suitably controlled so that the hafnium oxide film 14 becomes amorphous.
- the hafnium oxide film 14 is deposited, e.g., at the film deposition temperature of 500° C. and under the film deposition pressure of 50 Pa.
- the film thickness of the hafnium oxide film 14 is about 0.5-2 nm.
- the hafnium oxide film 14 can be deposited by atomic layer CVD (ALCVD: Atomic Layer Chemical Vapor Deposition) method, laser ablation (LAD: Laser Ablation Deposition) method, MBE (Molecular Beam Epitaxy) method, PVD (Physical Vapor Deposition) method or others other than MOCVD method.
- ACVD Atomic Layer Chemical Vapor Deposition
- LAD Laser Ablation Deposition
- MBE Molecular Beam Epitaxy
- PVD Physical Vapor Deposition
- hafnium oxide film 14 In place of the hafnium oxide film 14 , a film containing hafnium oxide as an ingredient may be used.
- a film containing hafnium oxide as an ingredient may be used.
- HfON film, HfSiO film, HfSiON film, HfAlO film or HfAlON film can be used.
- thermal processing of, e.g., 1000° C. and 60 seconds is made with, e.g., a rapid thermal annealing (RTA) system.
- RTA rapid thermal annealing
- the particle diameter of the formed hafnium oxide dots 16 is determined by the film thickness of the hafnium oxide film 14 . That is, as shown in FIG. 8 , as the film thickness of the formed hafnium oxide film 14 is larger, the average particle diameter of the hafnium oxide dots 16 is increased; specifically, when the film thickness is 0.5 nm, the average particle diameter is about 2 nm, and the average particle diameter is 3 nm when the film thickness is 1 nm.
- the thermal processing temperature is a temperature necessary to cause the hafnium oxide film 14 to self-cohere.
- the thermal processing temperature is changed depending on the film thickness of the hafnium oxide film 14 ; specifically, when the film thickness is not more than 0.5 nm, not less than 1000° C. is necessary, and not less than 1050° C. is necessary when the film thickness is not less than 0.5 nm and not more than 2 nm.
- the temperatures below these temperatures often make the film thickness or the particle diameter disuniform or make the dots imperfect.
- the hafnium oxide dots of a 2 nm-average particle diameter in the surface density of 6 ⁇ 10 12 pieces/cm 2 are formed by the thermal processing of 1000° C. and 60 seconds following the deposition of a 1.5 nm-thickness hafnium oxide film.
- the hafnium oxide dots of a 3 nm-average particle diameter in the surface density of 3 ⁇ 10 12 pieces/cm 2 are formed by the thermal processing of 1050° C. of 60 seconds following the deposition of a 1 nm-thickness hafnium oxide film.
- the surface density of 6 ⁇ 10 12 pieces/cm 2 can provide 120 dots per 1 cell for the 45 nm-generation and 60 dots for the 32 nm-generation, and can provide sufficiently applicable dot numbers.
- the film deposited in amorphous state is polycrystallized by thermal processing.
- hafnium oxide has self-cohesive, and as the crystal growth advances, the respective grains separate from each other at the grain boundaries and discretely cohere into spheres.
- silicon nanocrystals form particles based on island-shaped nuclei formed in the initial stage of the film growth by the mechanism different from the self-cohesion of the hafnium oxide. This difference in the mechanism will be a factor for forming miniaturized particles of hafnium oxide in the high density.
- a 10 nm-thickness HTO film for example, is deposited by, e.g., LPCVD method to form the top insulating film 24 of the HTO film.
- the HTO film is deposited, e.g., at a 800° C. deposition temperature and under a 133 Pa deposition chamber pressure.
- the film thickness of the HTO film is about 3-20 nm.
- the top insulating film 24 can be a silicon oxide film deposited by MOCVD method or plasma CVD method.
- the thermal processing for causing the hafnium oxide to self-cohere may be made after the top insulating film 24 has been formed. That is, as shown in FIG. 9A , the tunnel insulating film 12 , the hafnium oxide film 14 and the top insulating film 24 are sequentially formed, and then the above-described thermal processing is made to form the hafnium oxide dots 16 in the interface between the tunnel insulating film 12 and the top insulating film 24 ( FIG. 9B ).
- the thermal processing of about 600-1000° C. may be made after the tunnel insulating film 12 , the hafnium oxide film 14 and the top insulating film 24 have been respectively formed. This thermal processing makes the film dense, and good electric characteristics can be provided.
- the charge storage layer 26 including the tunnel insulating film 12 , the hafnium oxide dots 16 and the top insulating film 24 is formed ( FIG. 6C ).
- a 100 nm-thickness polycrystalline silicon film 28 is deposited over the charge storage layer 26 by, e.g. LPCVD method ( FIG. 7A ).
- the polycrystalline silicon film 28 is deposited, e.g., at the deposition temperature of 600° C. under the deposition chamber pressure of 26 Pa.
- the film thickness of the polycrystalline silicon film 28 is about 50-200 nm.
- amorphous silicon film may be deposited, and the polycrystalline silicon film may be non-doped or doped with phosphorus or boron.
- the polycrystalline silicon film 28 is patterned by photolithography and dry etching to form the gate electrode 30 of the polycrystalline silicon film ( FIG. 7B ).
- ions are implanted to form the source/drain regions 32 in the silicon substrate 10 on both sides of the gate electrode 30 ( FIG. 7C ).
- the hafnium oxide dots are formed by utilizing the self-cohesiveness of hafnium oxide, which makes it possible to form particles of not more than 4 nm-particle diameter in a high density exceeding an above 1 ⁇ 10 12 cm ⁇ 2 surface density.
- the semiconductor memory device including the charge storage layer containing the hafnium oxide dots as the charge storage bodies in a high density can be constituted, whereby the fluctuations of the charge retaining amount can be suppressed small even in more miniaturized devices.
- FIGS. 10 to 12 The semiconductor memory device and the method of manufacturing the same according to a second embodiment of the present invention will be explained with reference to FIGS. 10 to 12 .
- the same members of the present embodiment as those of the semiconductor memory device and the method of manufacturing same according to the first embodiment shown in FIGS. 1 to 9 are represented by the same reference numbers not to repeat or to simplify their explanation.
- FIG. 10 is a diagrammatic sectional view showing a structure of the semiconductor memory device according to the present embodiment.
- FIG. 11 is a graph showing the Id-Vg characteristics of the semiconductor memory device according to the present embodiment.
- FIG. 12 is sectional views showing the method of manufacturing the semiconductor memory device according to the present embodiment.
- the semiconductor memory device is characterized in that, as shown in FIG. 10 , hafnium oxide dot layers are stacked in the charge storage layer 26 .
- the charge storage layer 26 comprises a tunnel insulating film 12 , an intermediate insulating film 18 formed over the tunnel insulating film 12 , a top insulating film 24 formed over the intermediate insulating film 18 , a hafnium oxide dots 16 formed, distributed in the interface between the tunnel insulating film 12 and the intermediate insulating film 18 , and hafnium oxide dots 22 formed, distributed in the interface between the intermediate insulating film 18 and the top insulating film 24 .
- the number of the hafnium oxide dot layers in the charge storage layer 26 is thus increased, whereby the charge storage amount per a unit area can be increased, and the operation margin of the semiconductor memory device can be thus increased.
- FIG. 11 is a graph of the writing time dependency of the shift amount of the threshold voltage.
- the ⁇ marks indicate the case of the semiconductor memory device according to the first embodiment, which includes a single hafnium oxide dot layer.
- the ⁇ marks indicate the case that two hafnium oxide dot layers are formed.
- the samples used in the measurement had the hafnium oxide dots formed by depositing the hafnium oxide in a 1 nm-thickness and making the thermal processing of 1050° C. of 60 seconds.
- the charge storage layer 26 is thin, and a larger shift amount of the threshold voltage can be obtained in a short writing time.
- the charge storage layer 26 is thicker, which makes the writing time longer than in the case of the single hafnium oxide dot layer.
- the larger capacity of trapping charges finally makes the shift amount of the threshold voltage larger than that of the case of the single hafnium oxide dot layer.
- the hafnium oxide dots 16 , 22 are distributed respectively in two dimensions and equidistant from the silicon substrate 10 . That is, the hafnium oxide dots 16 , 22 are formed respectively at a substantially uniform height in the charge storage layer 26 . Accordingly, depending on the film thickness of the tunnel insulating film 12 , the intermediate insulating film 18 and the top insulating film 24 , the thickness-wise positions of the hafnium oxide dots 16 , 22 can be controlled.
- the threshold shift of a transistor largely depends on the stored charge amount and the distance from the electrode, and it is accordingly very effective to control the shift amount of the threshold voltage and suppress the fluctuations of the threshold voltage that the thickness-wise positions of the hafnium oxide dots 16 , 22 can be controlled.
- the tunnel insulating film 12 and the hafnium oxide film 14 are formed over the silicon substrate 10 .
- a 3 nm (preferably 1-5 nm)-thickness HTO film is deposited by, e.g., LPCVD method to form the intermediate insulating film 18 of HTO film.
- a 1 nm-thickness hafnium oxide film 20 is deposited by, e.g., MOCVD method. At this time, the film forming conditions are controlled so that the hafnium oxide film 20 becomes amorphous.
- the hafnium oxide film 20 is deposited at the deposition temperature of 500° C. and under the deposition chamber pressure of 50 Pa.
- the film thickness of the hafnium oxide film 20 is about 0.5-2 nm.
- a 10 nm-thickness HTO film for example, is deposited by, e.g., LPCVD method to form the top insulating film 24 of HTO film ( FIG. 12A ).
- the HTO film is deposited, e.g., at the film deposition temperature of 800° C. and under the deposition chamber pressure of 133 Pa.
- the film thickness of the HTO is about 3-20 nm.
- the top insulating film 24 can be the silicon oxide film deposited by MOCVD method or plasma CVD method.
- thermal processing of, e.g., 1000° C. and 60 seconds is made with, e.g., a rapid thermal annealing (RTA) system.
- RTA rapid thermal annealing
- the hafnium oxide dots 16 substantially maintains the positional relationship between the tunnel insulating film 12 and the intermediate insulating film 18 .
- the hafnium oxide dots 22 substantially maintain the positional relationship between the intermediate insulating film 18 and the top insulating film 24 . That is, the hafnium oxide dots 16 , 22 are formed in the charge storage layer 26 at respective substantially uniform heights.
- the film thickness of the tunnel insulating film 12 , the intermediate insulating film 18 and the top insulating film 24 are controlled, whereby the thickness-wise positions of the hafnium oxide dots 16 , 22 can be controlled.
- the threshold shift of a transistor largely depends on the stored charge amount and the distance from the electrode, and it is very effective to control the shift amount of the threshold voltage and suppress the fluctuations of the threshold voltage that the thickness-wise positions of the hafnium oxide dots 16 , 22 can be controlled.
- the thermal processing for forming the hafnium oxide dots 16 , 22 may be made separately.
- the tunnel insulating film 12 and the hafnium oxide film 14 are formed, the hafnium oxide dots 16 are formed by the thermal processing, the intermediate insulating film 18 and the hafnium oxide film 20 are formed over the tunnel insulating film 12 with the hafnium oxide dots 16 formed on, the hafnium oxide dots 22 are formed by the thermal processing, and the top insulating film 24 is formed over the intermediate insulating film 18 with the hafnium oxide dots 22 formed on.
- Thermal processing of about 600-1000° C. may be made after the tunnel insulating film 12 , the hafnium oxide film 14 , the intermediate insulating film 18 , the hafnium oxide film 20 and the top insulating film 24 have been respectively deposited. This thermal processing makes the film denser, and good electric characteristics can be provided.
- the charge storage layer 26 including the tunnel insulating film 12 , the hafnium oxide dots 16 , the intermediate insulating film 18 , the hafnium oxide dots 22 and the top insulating film 24 can be formed.
- the gate electrode 30 , the source/drain regions 32 , etc. are formed.
- the hafnium oxide dots are formed by utilizing the self-cohesiveness of hafnium oxide, whereby particles of not more than 4 nm-particle diameter can be formed in a high density exceeding the surface density of 1 ⁇ 10 12 cm ⁇ 2 .
- the semiconductor memory device can include the charge storage layer containing the hafnium oxide dots as charge storage bodies in a high density, and the fluctuations of the charge retaining amount can be suppressed smaller also in more miniaturized devices.
- Two layers of the hafnium oxide dots are formed in the charge storage layer, whereby the stored charge amount per a unit area can be increased.
- the operation margin of the device can be increased.
- the thermal processing for forming the hafnium oxide dots is made after the hafnium oxide film has been formed or after the top insulating film 24 has been formed.
- the thermal processing may be made any time after the hafnium oxide film has been formed and any number of times.
- the hafnium oxide dots may be formed by the thermal processing made after the gate electrode 30 has been formed.
- the semiconductor memory device including a single layer of hafnium oxide dots is described, and in the second embodiment, the semiconductor memory device including 2 layers of hafnium oxide dots is described.
- the number of the hafnium oxide dot layers is not limited to the above.
- the semiconductor memory device may include 3 or more layers of the hafnium oxide dots. A larger number of the layers can increase the charge storage amount per a unit area.
- the present invention is applied to the semiconductor memory device including the charge storage layer containing the hafnium oxide dots.
- metal oxides or metal nitrides other than hafnium oxide e.g., hafnium nitride (HfN), zirconium oxide (ZrO x ), zirconium nitride (ZrN), tantalum oxide (TaO x ), tantalum nitride (TaN), titanium oxide (TiO x ), titanium nitride (TiN), etc. having self-cohesiveness can self-cohere into dots.
- these substances can be used to form dots having the same charge storing function as hafnium oxide dots can be formed miniaturized in high densities.
- Oxynitride film, silicate film, aluminate film, etc. may be used as long as the films contain these substances as the ingredients.
- the semiconductor memory device and the method of manufacturing the same according to the present invention make it possible to form particles usable as charge storage bodies, much miniaturized in a high surface density, and is useful to miniaturize and highly integrate semiconductor memory devices which store charges in nanodots, nanoparticles, etc. to thereby memorize information.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Nanotechnology (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
The semiconductor memory device according to the present invention includes a charge storage layer 26 formed over a semiconductor substrate 10 and including a plurality of particles 16 as charge storage bodies in insulating films 12, 24, and a gate electrode 30 formed over the charge storage layer 26, in which the particles 16 are formed of metal oxide or metal nitride.
Description
- This application is a divisional of U.S. application Ser. No. 11/802,815, filed May 25, 2007, which is a Continuation of International Application No. PCT/JP2004/017776, the entire contents of which are incorporated herein by reference.
- 1. Field
- The present invention relates to a semiconductor memory device and a method of manufacturing the same, more specifically, a semiconductor memory device which stores charges in nanodots, nanoparticles or others to thereby memorize information.
- 2. Description of Related Art
- Recently, the field of the nanotechnology is noted. This field is of technologies utilizing phenomena invisible or unrealizable in the macro-state by using nanometer-sized substances and particles. Among these technologies, memory devices which store charges in nanodots or nanoparticles to thereby memorize information are proposed.
- As the typical memory device using nanodots and nanoparticles, the memory device using silicon is noted. The memory device using silicon nanocrystals comprises silicon particles formed in an insulating film over a silicon substrate store charges in the particles to make memory operations.
- The memory devices using nanodots and nanoparticles are described in, e.g.,
Patent Reference 1 to 3. - Patent Reference 1: Japanese published unexamined patent application No. Hei 11-040809
- Patent Reference 2: Japanese published unexamined patent application No. 2000-022005
- Patent Reference 3: Japanese published unexamined patent application No. 2004-111734
- However, the silicon nanocrystals have the minimum particle size of only about 6-10 nm and have the surface density limited to about 1×1012 cm−2. Such size and surface density make the dot number per 1 cell (1 bit) small unsuitably for the future miniaturization of the device. In the 45-nm generation device, for example, the dot number per 1 cell is 20 pieces when converted from the above-described surface density. In this case, if the dot number is varied by 2 pieces due to fluctuations of the process, the stored charge amount will be varied by as much as 10%, and the miniaturization will be soon limited.
- An object of the present invention is to provide a semiconductor memory device, which stores charges in charge accumulators, such as nanodots, nanoparticles or others to memorize information and a method of manufacturing the same, including particles which are much miniaturized as charge storage bodies and formed in a high surface density, and a method of manufacturing the semiconductor memory device.
- According to one aspect of the present invention, there is provided a semiconductor memory device comprising a charge storage layer formed over a semiconductor substrate and including a plurality of particles as charge storage bodies in an insulating film, and a gate electrode formed over the charge storage layer, the particles being formed of metal oxide or metal nitride.
- According to another aspect of the present invention, there is provided a method of manufacturing a semiconductor memory device comprising the steps of: forming a first insulating film over a semiconductor substrate; forming a metal compound film of a metal oxide or a metal nitride over the first insulating film; self-cohering the metal compound film by a thermal processing to form a plurality of particles of the metal oxide or the metal nitride; forming a second insulating film over the first insulating film with the particles formed on; and forming a gate electrode over the second insulating film.
- According to further another aspect of the present invention, there is provided a method of manufacturing a semiconductor memory device comprising the steps of: forming a first insulating film over a semiconductor substrate; forming a metal compound film of metal oxide or metal nitride over the first insulating film; forming a second insulating film over the metal compound film; self-cohere the metal compound film by a thermal processing to form a plurality of particles of the metal oxide or the metal nitride; and forming a gate electrode over the second insulating film.
- According to the present invention, the self-cohesiveness of metal oxide is utilized to form particles of the metal oxide, whereby the particles can be formed, much miniaturized in a high surface density. Thus, the semiconductor memory device can include the charge storage layer containing the particles as the charge storage bodies in a high density, and the fluctuations of the charge retaining amount can be suppressed small in more miniaturized devices.
-
FIG. 1 is a diagrammatic sectional view showing a structure of a semiconductor memory device according to a first embodiment of the present invention. -
FIG. 2 is a graph showing the writing time dependency of the shift amount of the threshold voltage of the semiconductor memory device according to the first embodiment of the present invention. -
FIG. 3 is a graph showing the Id-Vg characteristics of the semiconductor memory device according to the first embodiment of the present invention. -
FIG. 4 is a graph showing the charge retaining characteristics of the semiconductor memory device including the charge storage layer containing hafnium oxide film. -
FIG. 5 is a graph showing the charge retaining characteristics of the semiconductor memory device including the charge storage layer containing hafnium oxide dots. -
FIGS. 6A-C are sectional views showing the method of manufacturing the semiconductor memory device according to the first embodiment of the present invention (Part 1). -
FIGS. 7A-C are sectional views showing the method of manufacturing the semiconductor memory device according to the first embodiment of the present invention (Part 2). -
FIG. 8 is a graph showing the relationship between the film thickness of the hafnium oxide film and the particle diameter of the hafnium oxide dots. -
FIGS. 9A-B are sectional views showing another method of manufacturing the semiconductor memory device according to the first embodiment of the present invention. -
FIG. 10 is a diagrammatic sectional view showing a structure of a semiconductor memory device according to a second embodiment of the present invention. -
FIG. 11 is a graph showing the Id-Vg characteristics of the semiconductor memory device according to the second embodiment of the present invention. -
FIGS. 12A-B are sectional views showing the method of manufacturing the semiconductor memory device according to the second embodiment of the present invention. -
-
- 10 . . . silicon substrate
- 12 . . . tunnel insulating film
- 14, 20 . . . hafnium oxide film
- 16, 22 . . . hafnium oxide dot
- 18 . . . intermediate insulating film
- 24 . . . top insulating film
- 26 . . . charge storage layer
- 28 . . . polycrystalline silicon film
- 30 . . . gate electrode
- 32 . . . source/drain region
- The semiconductor memory device and method of manufacturing the same according to a first embodiment of the present invention will be explained with reference to
FIGS. 1 to 9 . -
FIG. 1 is a diagrammatic sectional view showing a structure of a semiconductor memory device according to the present embodiment.FIG. 2 is a graph showing the writing time dependency of the shift amount of the threshold voltage of the semiconductor memory device according to the present embodiment.FIG. 3 is a graph showing the Id-Vg characteristics of the semiconductor memory device according to the present embodiment.FIG. 4 is a graph showing the charge retaining characteristics of the semiconductor memory device including the charge storage layer containing hafnium oxide film.FIG. 5 is a graph showing the charge retaining characteristics of the semiconductor memory device including the charge storage layer containing hafnium oxide dots.FIGS. 6 and 7 are sectional views showing the method of manufacturing the semiconductor memory device according to the present embodiments.FIG. 8 is a graph showing the relationship between the film thickness of the hafnium oxide film and the particle diameter of the hafnium oxide dots.FIG. 9 is sectional views showing another method of manufacturing the semiconductor memory device according to the present embodiment. - First, the structure of the semiconductor memory device according to the present embodiment will be explained with reference to
FIG. 1 . - A
charge storage layer 26 for storing charges as memory information is formed over asilicon substrate 10. Thecharge storage layer 26 includes atunnel insulating film 12, a top insulatingfilm 24 formed on thetunnel insulating film 12, and hafnium oxide dots formed separate from each other in the interface between thetunnel insulating film 12 and the top insulatingfilm 24. Agate electrode 30 is formed over thecharge storage layer 26. In thesilicon substrate 10 on both sides of thegate electrode 30, source/drain regions 32 are formed. - As described above, the semiconductor memory device according to the present embodiment is characterized mainly in that the
charge storage layer 26 has thehafnium oxide dots 16. Hafnium oxide is an insulating material but is a substance which functions as a trap of charges. Accordingly, the charge storage layer containing hafnium oxide dots is formed, whereby charges as memory information can be stored in the charge storage layer and can be used as a memory device. - The charges stored in the
hafnium oxide dots 16 in thecharge storage layer 26 never move in the film unless an electric field as high as the electric field required for writing is applied. Accordingly, the semiconductor memory device according to the present embodiment can form the NAND memory cell used as a 1 bit/1 transistor cell, in which a charge is written overall in thecharge storage layer 26, and also can form the MirrorBit-type memory cell used as a 2 bits/1 transistor cell, in which a charges are written locally in the respective ends of the source/drain regions. -
FIG. 2 is a graph showing the writing time dependency of the shift amount of the threshold voltage ΔVth of the semiconductor memory device according to the present embodiment. The writing in the sample used in this measurement was assumed to be in the NAND memory cells and was made by injecting electrons from the side of the substrate into the charge storage layer by F-N tunneling. At this time, the gate voltage Vg was set to Vg=20 V, and the substrate voltage Vb was set to Vb=0. - As seen in the graph, the shift amount of the threshold voltage ΔVth increases as the writing time is increased. Based on this, the charges are stored in the
hafnium oxide dots 16 in thecharge storage layer 26. -
FIG. 3 is a graph showing the Id-Vg characteristics of the semiconductor memory device according to the present embodiment. The sample used in the measurement was assumed to be for the MirrorBit-type memory cell, and charges were injected locally in the charge storage layer near one of the source and the drain. The writing in the sample was made by injecting channel hot electrons with the gate voltage Vg being set to Vg=9 V, the drain voltage Vd being set to Vd=5 V and the writing time t being set to 10 μs. On this sample, the Id-Vg characteristics were measured for the forward reading with respect to the writing and the reverse reading with respect to the writing. In the forward reading, the Id-Vg characteristics were measured with the diffused layer on the side where the charges were written set as the drain, and in the reverse reading, the Id-Vg characteristics were measured with the diffused layer on the side where the charges were not written set as the drain. - As seen in the graph, the shift is observed in the Id-Vg characteristics between the forward reading and the reverse reading, and it is found that the threshold voltage changed. Based on this, it can be confirmed that the charges are stored locally in the
hafnium oxide dots 16 in thecharge storage layer 26. - Based on the above, the semiconductor memory device according to the present embodiment including the
charge storage layer 26 containinghafnium oxide dots 16 is applicable to the NAND-type memory cell and the MirrorBit-type memory cell. - It is considered that hafnium oxide, which is insulator, is formed in hafnium oxide film to be used as a charge storage layer, as in the semiconductor memory device using ONO film as the charge storage layer. However, hafnium oxide even in hafnium oxide film cannot function as a charge storage layer of good characteristics.
-
FIG. 4 is a graph showing the charge retaining characteristics of a semiconductor memory device including thecharge storage layer 26 having a hafnium oxide film formed between thetunnel insulating film 12 and the top insulatingfilm 24.FIG. 5 is a graph showing the charge retaining characteristics of the semiconductor memory device according to the present embodiment including thechare storage layer 26 having the hafnium oxide particles between thetunnel insulating film 12 and the top insulatingfilm 24. As seen inFIG. 4 , it is found that in the semiconductor memory device including the hafnium oxide film, in the cells storing charges (written bit in the graph), as time is increased, the threshold voltage Vth is lowered, and the charges are lost. On the other hand, it is found that in the erased cells storing no charges (erased bit in the graph), as time is increased, the threshold voltage Vth is increased, and charges are come in. This means that in the hafnium oxide film, charges move in the in-plane direction. - As described above, hafnium oxide film, in which the threshold voltage Vth is largely changed due to the phenomenon that charges easily move in the film, is unsuitable for the device storing information.
- On the other hand, in the semiconductor memory device according to the present embodiment, which includes hafnium oxide dots, as shown in
FIG. 5 , in either of the cells storing charge (written bit in the graph) and the erased cells storing no charges (erased bit in the graph), the threshold voltage Vth makes no substantial changes as time is increased. That is, the semiconductor memory device according to the present embodiment, which includes hafnium oxide dots, has very good charge retaining characteristics. - Hafnium oxide can be formed in particles of not more than 4 nm by the manufacturing method the inventor of the present application found, which will be described later. Furthermore, the hafnium oxide dots can be formed in a high density exceeding 1×1012 cm−2 surface density. These particle diameter and density are more miniaturized and higher than the limit particle size of about 6-10 nm and the limit surface density of 1×1012 cm−2 of the silicon nanocrystals, and hafnium oxide is very prospective to further miniaturize the device.
- The
hafnium oxide dots 16 are distributed in two dimensions and equidistant from thesilicon substrate 10. That is, thehafnium oxide dots 16 are formed at a substantially uniform height in thecharge storage layer 26. Accordingly, depending on the film thicknesses of thetunnel insulating film 12 and the top insulatingfilm 24, the thickness-wise position of thehafnium oxide dots 16 can be controlled. The threshold shift of a transistor much depends on a stored charge amount and a distance from the electrode, and it is very effective to control the shift amount of the threshold voltage or suppress the fluctuations of the threshold voltage that the thickness-wise position of thehafnium oxide dots 16 can be controlled. - Next, the method of manufacturing the semiconductor memory device according to the present embodiment will be explained with reference to
FIGS. 6 to 9 . - First, the
tunnel insulating film 12 of, e.g., a 3 nm-thickness silicon oxide film is formed over thesilicon substrate 10 by, e.g., thermal oxidation method. Thetunnel insulating film 12 is formed by making thermal oxidation in, e.g., a 800° C. dry oxygen ambient. The oxidation method and the ambient are not limited to the above, and the film thickness is in the range of 1-10 nm. - Then, over the
tunnel insulating film 12, a 1 nm-thicknesshafnium oxide film 14, for example, is deposited by, e.g., MOCVD method (FIG. 6A ). At this time, the film forming conditions are suitably controlled so that thehafnium oxide film 14 becomes amorphous. Thehafnium oxide film 14 is deposited, e.g., at the film deposition temperature of 500° C. and under the film deposition pressure of 50 Pa. The film thickness of thehafnium oxide film 14 is about 0.5-2 nm. - The
hafnium oxide film 14 can be deposited by atomic layer CVD (ALCVD: Atomic Layer Chemical Vapor Deposition) method, laser ablation (LAD: Laser Ablation Deposition) method, MBE (Molecular Beam Epitaxy) method, PVD (Physical Vapor Deposition) method or others other than MOCVD method. - In place of the
hafnium oxide film 14, a film containing hafnium oxide as an ingredient may be used. For example, HfON film, HfSiO film, HfSiON film, HfAlO film or HfAlON film can be used. - Then, thermal processing of, e.g., 1000° C. and 60 seconds is made with, e.g., a rapid thermal annealing (RTA) system. This thermal processing causes the
hafnium oxide film 14 to self-cohere into spheres to be thehafnium oxide dots 16 distributed on the tunnel insulating film 12 (FIG. 6B ). - At this time, the particle diameter of the formed
hafnium oxide dots 16 is determined by the film thickness of thehafnium oxide film 14. That is, as shown inFIG. 8 , as the film thickness of the formedhafnium oxide film 14 is larger, the average particle diameter of thehafnium oxide dots 16 is increased; specifically, when the film thickness is 0.5 nm, the average particle diameter is about 2 nm, and the average particle diameter is 3 nm when the film thickness is 1 nm. - The thermal processing temperature is a temperature necessary to cause the
hafnium oxide film 14 to self-cohere. The thermal processing temperature is changed depending on the film thickness of thehafnium oxide film 14; specifically, when the film thickness is not more than 0.5 nm, not less than 1000° C. is necessary, and not less than 1050° C. is necessary when the film thickness is not less than 0.5 nm and not more than 2 nm. The temperatures below these temperatures often make the film thickness or the particle diameter disuniform or make the dots imperfect. - According to the investigations of the inventors of the present application, the hafnium oxide dots of a 2 nm-average particle diameter in the surface density of 6×1012 pieces/cm2 are formed by the thermal processing of 1000° C. and 60 seconds following the deposition of a 1.5 nm-thickness hafnium oxide film. The hafnium oxide dots of a 3 nm-average particle diameter in the surface density of 3×1012 pieces/cm2 are formed by the thermal processing of 1050° C. of 60 seconds following the deposition of a 1 nm-thickness hafnium oxide film. The surface density of 6×1012 pieces/cm2 can provide 120 dots per 1 cell for the 45 nm-generation and 60 dots for the 32 nm-generation, and can provide sufficiently applicable dot numbers.
- Usually, the film deposited in amorphous state is polycrystallized by thermal processing. However, hafnium oxide has self-cohesive, and as the crystal growth advances, the respective grains separate from each other at the grain boundaries and discretely cohere into spheres. On the other hand, silicon nanocrystals form particles based on island-shaped nuclei formed in the initial stage of the film growth by the mechanism different from the self-cohesion of the hafnium oxide. This difference in the mechanism will be a factor for forming miniaturized particles of hafnium oxide in the high density.
- Then, on the
tunnel insulating film 12 with thehafnium oxide dots 16 formed on, a 10 nm-thickness HTO film, for example, is deposited by, e.g., LPCVD method to form the top insulatingfilm 24 of the HTO film. The HTO film is deposited, e.g., at a 800° C. deposition temperature and under a 133 Pa deposition chamber pressure. The film thickness of the HTO film is about 3-20 nm. The top insulatingfilm 24 can be a silicon oxide film deposited by MOCVD method or plasma CVD method. - The thermal processing for causing the hafnium oxide to self-cohere may be made after the top insulating
film 24 has been formed. That is, as shown inFIG. 9A , thetunnel insulating film 12, thehafnium oxide film 14 and the top insulatingfilm 24 are sequentially formed, and then the above-described thermal processing is made to form thehafnium oxide dots 16 in the interface between thetunnel insulating film 12 and the top insulating film 24 (FIG. 9B ). - The thermal processing of about 600-1000° C. may be made after the
tunnel insulating film 12, thehafnium oxide film 14 and the top insulatingfilm 24 have been respectively formed. This thermal processing makes the film dense, and good electric characteristics can be provided. Thus, thecharge storage layer 26 including thetunnel insulating film 12, thehafnium oxide dots 16 and the top insulatingfilm 24 is formed (FIG. 6C ). Next, a 100 nm-thicknesspolycrystalline silicon film 28, for example, is deposited over thecharge storage layer 26 by, e.g. LPCVD method (FIG. 7A ). Thepolycrystalline silicon film 28 is deposited, e.g., at the deposition temperature of 600° C. under the deposition chamber pressure of 26 Pa. The film thickness of thepolycrystalline silicon film 28 is about 50-200 nm. In place of polycrystalline silicon film, amorphous silicon film may be deposited, and the polycrystalline silicon film may be non-doped or doped with phosphorus or boron. - Then, the
polycrystalline silicon film 28 is patterned by photolithography and dry etching to form thegate electrode 30 of the polycrystalline silicon film (FIG. 7B ). - Next, with the
gate electrode 30 as the mask, ions are implanted to form the source/drain regions 32 in thesilicon substrate 10 on both sides of the gate electrode 30 (FIG. 7C ). - As described above, according to the present embodiment, the hafnium oxide dots are formed by utilizing the self-cohesiveness of hafnium oxide, which makes it possible to form particles of not more than 4 nm-particle diameter in a high density exceeding an above 1×1012 cm−2 surface density. Thus, the semiconductor memory device including the charge storage layer containing the hafnium oxide dots as the charge storage bodies in a high density can be constituted, whereby the fluctuations of the charge retaining amount can be suppressed small even in more miniaturized devices.
- The semiconductor memory device and the method of manufacturing the same according to a second embodiment of the present invention will be explained with reference to
FIGS. 10 to 12 . The same members of the present embodiment as those of the semiconductor memory device and the method of manufacturing same according to the first embodiment shown inFIGS. 1 to 9 are represented by the same reference numbers not to repeat or to simplify their explanation. -
FIG. 10 is a diagrammatic sectional view showing a structure of the semiconductor memory device according to the present embodiment.FIG. 11 is a graph showing the Id-Vg characteristics of the semiconductor memory device according to the present embodiment.FIG. 12 is sectional views showing the method of manufacturing the semiconductor memory device according to the present embodiment. - First, the structure of the semiconductor memory device according to the present embodiment will be explained with reference to
FIG. 10 . - The semiconductor memory device according to the present embodiment is characterized in that, as shown in
FIG. 10 , hafnium oxide dot layers are stacked in thecharge storage layer 26. That is, thecharge storage layer 26 comprises atunnel insulating film 12, an intermediate insulatingfilm 18 formed over thetunnel insulating film 12, a top insulatingfilm 24 formed over the intermediate insulatingfilm 18, ahafnium oxide dots 16 formed, distributed in the interface between thetunnel insulating film 12 and the intermediate insulatingfilm 18, andhafnium oxide dots 22 formed, distributed in the interface between the intermediate insulatingfilm 18 and the top insulatingfilm 24. - The number of the hafnium oxide dot layers in the
charge storage layer 26 is thus increased, whereby the charge storage amount per a unit area can be increased, and the operation margin of the semiconductor memory device can be thus increased. -
FIG. 11 is a graph of the writing time dependency of the shift amount of the threshold voltage. In the graph, the ∘ marks indicate the case of the semiconductor memory device according to the first embodiment, which includes a single hafnium oxide dot layer. The □ marks indicate the case that two hafnium oxide dot layers are formed. The samples used in the measurement had the hafnium oxide dots formed by depositing the hafnium oxide in a 1 nm-thickness and making the thermal processing of 1050° C. of 60 seconds. The writing in the samples were assumed to be in NAND-type cell and was made by injecting electrons from the substrate side by F-N tunneling with the gate voltage Vg being set to Vg=20 V and the substrate voltage Vb being set to Vb=0. - As shown, in the case where the hafnium oxide dots are in a single layer, the
charge storage layer 26 is thin, and a larger shift amount of the threshold voltage can be obtained in a short writing time. On the other hand, in the case where the hafnium oxide dots are in two layers, thecharge storage layer 26 is thicker, which makes the writing time longer than in the case of the single hafnium oxide dot layer. However, the larger capacity of trapping charges finally makes the shift amount of the threshold voltage larger than that of the case of the single hafnium oxide dot layer. - The
hafnium oxide dots silicon substrate 10. That is, thehafnium oxide dots charge storage layer 26. Accordingly, depending on the film thickness of thetunnel insulating film 12, the intermediate insulatingfilm 18 and the top insulatingfilm 24, the thickness-wise positions of thehafnium oxide dots hafnium oxide dots - Next, the method of manufacturing the semiconductor memory device according to the present embodiment will be explained with reference to
FIG. 12 . - First, in the same way as in the method of manufacturing the semiconductor memory device according to the first embodiment shown in
FIG. 6A , thetunnel insulating film 12 and thehafnium oxide film 14 are formed over thesilicon substrate 10. - Next, over the
hafnium oxide film 14, a 3 nm (preferably 1-5 nm)-thickness HTO film, for example, is deposited by, e.g., LPCVD method to form the intermediate insulatingfilm 18 of HTO film. - Next, over the intermediate insulating
film 18, a 1 nm-thicknesshafnium oxide film 20, for example, is deposited by, e.g., MOCVD method. At this time, the film forming conditions are controlled so that thehafnium oxide film 20 becomes amorphous. Thehafnium oxide film 20 is deposited at the deposition temperature of 500° C. and under the deposition chamber pressure of 50 Pa. The film thickness of thehafnium oxide film 20 is about 0.5-2 nm. - Next, over the
hafnium oxide film 20, a 10 nm-thickness HTO film, for example, is deposited by, e.g., LPCVD method to form the top insulatingfilm 24 of HTO film (FIG. 12A ). The HTO film is deposited, e.g., at the film deposition temperature of 800° C. and under the deposition chamber pressure of 133 Pa. The film thickness of the HTO is about 3-20 nm. The top insulatingfilm 24 can be the silicon oxide film deposited by MOCVD method or plasma CVD method. - Then, thermal processing of, e.g., 1000° C. and 60 seconds is made with, e.g., a rapid thermal annealing (RTA) system. This thermal processing causes the
hafnium oxide film 14 to self-cohere into spheres to be thehafnium oxide dots 16 and thehafnium oxide film 20 to be self-cohere into spheres to be the hafnium oxide dots 22 (FIG. 12B ). - At this time, the
hafnium oxide dots 16 substantially maintains the positional relationship between thetunnel insulating film 12 and the intermediate insulatingfilm 18. Thehafnium oxide dots 22 substantially maintain the positional relationship between the intermediate insulatingfilm 18 and the top insulatingfilm 24. That is, thehafnium oxide dots charge storage layer 26 at respective substantially uniform heights. - Thus, the film thickness of the
tunnel insulating film 12, the intermediate insulatingfilm 18 and the top insulatingfilm 24 are controlled, whereby the thickness-wise positions of thehafnium oxide dots hafnium oxide dots - The thermal processing for forming the
hafnium oxide dots tunnel insulating film 12 and thehafnium oxide film 14 are formed, thehafnium oxide dots 16 are formed by the thermal processing, the intermediate insulatingfilm 18 and thehafnium oxide film 20 are formed over thetunnel insulating film 12 with thehafnium oxide dots 16 formed on, thehafnium oxide dots 22 are formed by the thermal processing, and the top insulatingfilm 24 is formed over the intermediate insulatingfilm 18 with thehafnium oxide dots 22 formed on. - Thermal processing of about 600-1000° C. may be made after the
tunnel insulating film 12, thehafnium oxide film 14, the intermediate insulatingfilm 18, thehafnium oxide film 20 and the top insulatingfilm 24 have been respectively deposited. This thermal processing makes the film denser, and good electric characteristics can be provided. - Thus, the
charge storage layer 26 including thetunnel insulating film 12, thehafnium oxide dots 16, the intermediate insulatingfilm 18, thehafnium oxide dots 22 and the top insulatingfilm 24 can be formed. - Then, in the same way as in, e.g., the method of manufacturing the semiconductor memory device according to the first embodiment shown in
FIGS. 7A to 7C , thegate electrode 30, the source/drain regions 32, etc. are formed. - As described above, according to the present embodiment, the hafnium oxide dots are formed by utilizing the self-cohesiveness of hafnium oxide, whereby particles of not more than 4 nm-particle diameter can be formed in a high density exceeding the surface density of 1×1012 cm−2. Thus, the semiconductor memory device can include the charge storage layer containing the hafnium oxide dots as charge storage bodies in a high density, and the fluctuations of the charge retaining amount can be suppressed smaller also in more miniaturized devices.
- Two layers of the hafnium oxide dots are formed in the charge storage layer, whereby the stored charge amount per a unit area can be increased. Thus, the operation margin of the device can be increased.
- The present invention is not limited to the above-described embodiments and can cover other various modifications.
- For example, in the first and the second embodiments described above, the thermal processing for forming the hafnium oxide dots is made after the hafnium oxide film has been formed or after the top insulating
film 24 has been formed. However, the thermal processing may be made any time after the hafnium oxide film has been formed and any number of times. For example, the hafnium oxide dots may be formed by the thermal processing made after thegate electrode 30 has been formed. - In the first embodiment, the semiconductor memory device including a single layer of hafnium oxide dots is described, and in the second embodiment, the semiconductor memory device including 2 layers of hafnium oxide dots is described. However, the number of the hafnium oxide dot layers is not limited to the above. The semiconductor memory device may include 3 or more layers of the hafnium oxide dots. A larger number of the layers can increase the charge storage amount per a unit area.
- In the above-described embodiments, the present invention is applied to the semiconductor memory device including the charge storage layer containing the hafnium oxide dots. However, metal oxides or metal nitrides other than hafnium oxide, e.g., hafnium nitride (HfN), zirconium oxide (ZrOx), zirconium nitride (ZrN), tantalum oxide (TaOx), tantalum nitride (TaN), titanium oxide (TiOx), titanium nitride (TiN), etc. having self-cohesiveness can self-cohere into dots. Accordingly, these substances can be used to form dots having the same charge storing function as hafnium oxide dots can be formed miniaturized in high densities. Oxynitride film, silicate film, aluminate film, etc. may be used as long as the films contain these substances as the ingredients.
- The semiconductor memory device and the method of manufacturing the same according to the present invention make it possible to form particles usable as charge storage bodies, much miniaturized in a high surface density, and is useful to miniaturize and highly integrate semiconductor memory devices which store charges in nanodots, nanoparticles, etc. to thereby memorize information.
Claims (10)
1. A method of manufacturing a semiconductor memory device comprising the steps of:
forming a first insulating film over a semiconductor substrate;
forming a metal compound film of a metal oxide or a metal nitride over the first insulating film;
self-cohering the metal compound film by a thermal processing to form a plurality of particles of the metal oxide or the metal nitride;
forming a second insulating film over the first insulating film with the particles formed on; and
forming a gate electrode over the second insulating film.
2. The method of manufacturing a semiconductor memory device according to claim 1 , wherein
after the step of forming the insulating film, the step of forming the metal compound film to the step of forming the second insulating film are repeated.
3. The method of manufacturing a semiconductor memory device according to claim 1 , wherein
a particle diameter of the particles is controlled by a film thickness of the metal compound film.
4. The method of manufacturing a semiconductor memory device according to claim 1 , wherein
in the step of forming the metal compound film, the metal compound film is formed in amorphous state.
5. The method of manufacturing a semiconductor memory device according to claim 1 , wherein
the metal compound film is a film containing hafnium oxide as an ingredient.
6. A method of manufacturing a semiconductor memory device comprising the steps of:
forming a first insulating film over a semiconductor substrate;
forming a metal compound film of metal oxide or metal nitride over the first insulating film;
forming a second insulating film over the metal compound film;
self-cohere the metal compound film by a thermal processing to form a plurality of particles of the metal oxide or the metal nitride; and
forming a gate electrode over the second insulating film.
7. The method of manufacturing a semiconductor memory device according to claim 6 , wherein
after the step of forming the second insulating film, the step of forming the metal compound film and the step of forming the second insulating film are repeated.
8. The method of manufacturing a semiconductor memory device according to claim 6 , wherein
a particle diameter of the particles is controlled by a film thickness of the metal compound film.
9. The method of manufacturing a semiconductor memory device according to claim 6 , wherein
in the step of forming the metal compound film, the metal compound film is formed in amorphous state.
10. The method of manufacturing a semiconductor memory device according to claim 6 , wherein
the metal compound film is a film containing hafnium oxide as an ingredient.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/555,928 US20090325373A1 (en) | 2004-11-30 | 2009-09-09 | Semiconductor memory device and method of manufacturing the same |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2004/017776 WO2006059368A1 (en) | 2004-11-30 | 2004-11-30 | Semiconductor storage device and manufacturing method thereof |
US11/802,815 US7602011B2 (en) | 2004-11-30 | 2007-05-25 | Semiconductor memory device having charge storage layer and method of manufacturing the same |
US12/555,928 US20090325373A1 (en) | 2004-11-30 | 2009-09-09 | Semiconductor memory device and method of manufacturing the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/802,815 Division US7602011B2 (en) | 2004-11-30 | 2007-05-25 | Semiconductor memory device having charge storage layer and method of manufacturing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090325373A1 true US20090325373A1 (en) | 2009-12-31 |
Family
ID=36564813
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/802,815 Expired - Fee Related US7602011B2 (en) | 2004-11-30 | 2007-05-25 | Semiconductor memory device having charge storage layer and method of manufacturing the same |
US12/555,928 Abandoned US20090325373A1 (en) | 2004-11-30 | 2009-09-09 | Semiconductor memory device and method of manufacturing the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/802,815 Expired - Fee Related US7602011B2 (en) | 2004-11-30 | 2007-05-25 | Semiconductor memory device having charge storage layer and method of manufacturing the same |
Country Status (5)
Country | Link |
---|---|
US (2) | US7602011B2 (en) |
EP (1) | EP1818978A4 (en) |
JP (1) | JPWO2006059368A1 (en) |
CN (1) | CN100508167C (en) |
WO (1) | WO2006059368A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100291764A1 (en) * | 2009-05-18 | 2010-11-18 | Fatma Arzum Simsek-Ege | Methods Of Removing Noble Metal-Containing Nanoparticles, Methods Of Forming NAND String Gates, And Methods Of Forming Integrated Circuitry |
US11069792B2 (en) * | 2016-12-01 | 2021-07-20 | Semiconductor Manufacturing (Shanghai) International Corporation | Semiconductor device and manufacturing method therefor |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7482619B2 (en) * | 2005-09-07 | 2009-01-27 | Samsung Electronics Co., Ltd. | Charge trap memory device comprising composite of nanoparticles and method of fabricating the charge trap memory device |
JP4594971B2 (en) * | 2007-01-19 | 2010-12-08 | 国立大学法人広島大学 | Semiconductor memory, semiconductor memory system using the same, and method of manufacturing quantum dots used in semiconductor memory |
JP4358252B2 (en) | 2007-03-27 | 2009-11-04 | 株式会社東芝 | Memory cell of nonvolatile semiconductor memory |
JP2008288346A (en) * | 2007-05-16 | 2008-11-27 | Hiroshima Univ | Semiconductor element |
KR101463064B1 (en) * | 2007-10-17 | 2014-11-19 | 삼성전자주식회사 | Method of forming nano dot, memory device comprising nano dot formed using the same and method of manufacturing the same |
JP5355980B2 (en) * | 2008-09-29 | 2013-11-27 | 株式会社東芝 | Nonvolatile semiconductor memory device and driving method thereof |
JP5468227B2 (en) * | 2008-09-30 | 2014-04-09 | 株式会社東芝 | Semiconductor memory device and method for manufacturing semiconductor memory device |
JP4368934B1 (en) | 2009-02-09 | 2009-11-18 | アイランド ジャイアント デベロップメント エルエルピー | Liquid storage system, liquid storage container, and liquid derivation control method |
JP2010278335A (en) * | 2009-05-29 | 2010-12-09 | Sanyo Electric Co Ltd | Semiconductor laser element and optical pickup device using the same |
JP5235930B2 (en) * | 2010-03-26 | 2013-07-10 | 株式会社東芝 | Semiconductor memory device and manufacturing method thereof |
CN103824888A (en) * | 2014-02-28 | 2014-05-28 | 苏州大学 | Semiconductor device with micro-floating structure |
JP6614612B2 (en) * | 2016-03-11 | 2019-12-04 | キオクシア株式会社 | Nonvolatile semiconductor memory device and manufacturing method thereof |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6060743A (en) * | 1997-05-21 | 2000-05-09 | Kabushiki Kaisha Toshiba | Semiconductor memory device having multilayer group IV nanocrystal quantum dot floating gate and method of manufacturing the same |
US20030185071A1 (en) * | 2002-03-27 | 2003-10-02 | Nec Electronics Corporation | Nonvolatile semiconductor memory device and method of manufacturing same |
US20030222294A1 (en) * | 2002-05-29 | 2003-12-04 | Nec Electronics Corporation | Nonvolatile semiconductor storage device |
US20050122775A1 (en) * | 2002-07-23 | 2005-06-09 | Asahi Glass Company, Limited | Novolatile semiconductor memory device and manufacturing process of the same |
US6946346B2 (en) * | 2001-05-10 | 2005-09-20 | Samsung Electronics Co., Ltd. | Method for manufacturing a single electron memory device having quantum dots between gate electrode and single electron storage element |
US20080121967A1 (en) * | 2006-09-08 | 2008-05-29 | Ramachandran Muralidhar | Nanocrystal non-volatile memory cell and method therefor |
US7485526B2 (en) * | 2005-06-17 | 2009-02-03 | Micron Technology, Inc. | Floating-gate structure with dielectric component |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05129629A (en) * | 1991-10-31 | 1993-05-25 | Rohm Co Ltd | Production of charge trap film |
JP3761319B2 (en) | 1997-05-21 | 2006-03-29 | 株式会社東芝 | Manufacturing method of semiconductor device |
JP3204942B2 (en) | 1998-06-26 | 2001-09-04 | 株式会社東芝 | Semiconductor device |
KR100294691B1 (en) * | 1998-06-29 | 2001-07-12 | 김영환 | Memory device using multilevel quantum dot structure and method of the same |
JP3911658B2 (en) * | 1999-05-28 | 2007-05-09 | 富士通株式会社 | Manufacturing method of semiconductor device |
JP2003133540A (en) * | 2001-10-22 | 2003-05-09 | Matsushita Electric Ind Co Ltd | Method for forming dot unit and method for manufacturing semiconductor device |
JP4438275B2 (en) | 2002-09-19 | 2010-03-24 | シャープ株式会社 | Operation method of resistance change function body |
US7259984B2 (en) * | 2002-11-26 | 2007-08-21 | Cornell Research Foundation, Inc. | Multibit metal nanocrystal memories and fabrication |
-
2004
- 2004-11-30 EP EP04822493A patent/EP1818978A4/en not_active Withdrawn
- 2004-11-30 WO PCT/JP2004/017776 patent/WO2006059368A1/en active Application Filing
- 2004-11-30 CN CNB2004800444454A patent/CN100508167C/en not_active Expired - Fee Related
- 2004-11-30 JP JP2006546534A patent/JPWO2006059368A1/en not_active Withdrawn
-
2007
- 2007-05-25 US US11/802,815 patent/US7602011B2/en not_active Expired - Fee Related
-
2009
- 2009-09-09 US US12/555,928 patent/US20090325373A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6060743A (en) * | 1997-05-21 | 2000-05-09 | Kabushiki Kaisha Toshiba | Semiconductor memory device having multilayer group IV nanocrystal quantum dot floating gate and method of manufacturing the same |
US6946346B2 (en) * | 2001-05-10 | 2005-09-20 | Samsung Electronics Co., Ltd. | Method for manufacturing a single electron memory device having quantum dots between gate electrode and single electron storage element |
US20030185071A1 (en) * | 2002-03-27 | 2003-10-02 | Nec Electronics Corporation | Nonvolatile semiconductor memory device and method of manufacturing same |
US20030222294A1 (en) * | 2002-05-29 | 2003-12-04 | Nec Electronics Corporation | Nonvolatile semiconductor storage device |
US20050122775A1 (en) * | 2002-07-23 | 2005-06-09 | Asahi Glass Company, Limited | Novolatile semiconductor memory device and manufacturing process of the same |
US7485526B2 (en) * | 2005-06-17 | 2009-02-03 | Micron Technology, Inc. | Floating-gate structure with dielectric component |
US20080121967A1 (en) * | 2006-09-08 | 2008-05-29 | Ramachandran Muralidhar | Nanocrystal non-volatile memory cell and method therefor |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100291764A1 (en) * | 2009-05-18 | 2010-11-18 | Fatma Arzum Simsek-Ege | Methods Of Removing Noble Metal-Containing Nanoparticles, Methods Of Forming NAND String Gates, And Methods Of Forming Integrated Circuitry |
US8242008B2 (en) * | 2009-05-18 | 2012-08-14 | Micron Technology, Inc. | Methods of removing noble metal-containing nanoparticles, methods of forming NAND string gates, and methods of forming integrated circuitry |
US8507387B2 (en) | 2009-05-18 | 2013-08-13 | Micron Technology, Inc. | Methods of removing noble metal-containing nanoparticles |
US11069792B2 (en) * | 2016-12-01 | 2021-07-20 | Semiconductor Manufacturing (Shanghai) International Corporation | Semiconductor device and manufacturing method therefor |
Also Published As
Publication number | Publication date |
---|---|
US7602011B2 (en) | 2009-10-13 |
EP1818978A1 (en) | 2007-08-15 |
EP1818978A4 (en) | 2009-04-01 |
WO2006059368A1 (en) | 2006-06-08 |
JPWO2006059368A1 (en) | 2008-06-05 |
US20070228454A1 (en) | 2007-10-04 |
CN101061579A (en) | 2007-10-24 |
CN100508167C (en) | 2009-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7602011B2 (en) | Semiconductor memory device having charge storage layer and method of manufacturing the same | |
JP4927550B2 (en) | Nonvolatile memory device, method of manufacturing nonvolatile memory device, and nonvolatile memory array | |
KR100890040B1 (en) | Non-volatile memory device having charge trapping layer and method of fabricating the same | |
US7358137B2 (en) | Memory devices including barrier layers and methods of manufacturing the same | |
US7012299B2 (en) | Storage layer optimization of a nonvolatile memory device | |
US20090189215A1 (en) | Nonvolatile flash memory device and method for producing the same | |
US7964907B2 (en) | Integrated circuit device gate structures | |
US7402492B2 (en) | Method of manufacturing a memory device having improved erasing characteristics | |
US20030030100A1 (en) | Non-volatile memory device and method for fabricating the same | |
US11133422B2 (en) | Method for manufacturing a semiconductor device | |
US8223548B2 (en) | Memory device with reduced programming voltage method of reduction of programming voltage and method of reading such memory device | |
US20060027854A1 (en) | Non-volatile memory device and method of fabricating the same | |
US7880220B2 (en) | Non-volatile memory device and fabrication method of non-volatile memory device and memory apparatus including non-volatile memory device | |
JP4853893B2 (en) | Charge storage memory | |
JP2002261175A (en) | Nonvolatile semiconductor memory and its manufacturing method | |
US20090108329A1 (en) | Non-volatile semiconductor device and method of fabricating the same | |
US20090014777A1 (en) | Flash Memory Devices and Methods of Manufacturing the Same | |
US8207571B2 (en) | Non-volatile memory device with a threshold voltage change rate controlled by gate oxide phase | |
WO2008069325A1 (en) | Semiconductor storage device and semiconductor device | |
US20090050954A1 (en) | Non-volatile memory device including charge trap layer and method of manufacturing the same | |
US20040224468A1 (en) | Method for manufacturing a floating gate of a dual gate of semiconductor device | |
KR101177277B1 (en) | Non-volatile memory device using metal-insulator transition material | |
KR20050121603A (en) | Flash memory device having a profiled tunnel barrier and fabrication method thereof | |
US20080296743A1 (en) | Semiconductor device and method for fabricating the same | |
KR20070059211A (en) | Semiconductor storage device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |