US20090285279A1 - Phase frequency detector with pulse width control circuitry - Google Patents
Phase frequency detector with pulse width control circuitry Download PDFInfo
- Publication number
- US20090285279A1 US20090285279A1 US12/120,827 US12082708A US2009285279A1 US 20090285279 A1 US20090285279 A1 US 20090285279A1 US 12082708 A US12082708 A US 12082708A US 2009285279 A1 US2009285279 A1 US 2009285279A1
- Authority
- US
- United States
- Prior art keywords
- state
- signal
- control signal
- reset
- operable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000003079 width control Methods 0.000 title description 4
- 238000001514 detection method Methods 0.000 claims abstract description 49
- 230000007704 transition Effects 0.000 claims description 38
- 230000004044 response Effects 0.000 claims description 16
- 238000000034 method Methods 0.000 claims description 13
- 230000035945 sensitivity Effects 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 16
- 230000000630 rising effect Effects 0.000 description 15
- 238000004891 communication Methods 0.000 description 8
- 230000008569 process Effects 0.000 description 4
- 229920000729 poly(L-lysine) polymer Polymers 0.000 description 3
- 238000007792 addition Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000010355 oscillation Effects 0.000 description 2
- 230000003139 buffering effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000012886 linear function Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
- H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
Definitions
- Embodiments of the inventive subject matter generally relate to the field of integrated circuits, and, more particularly, to phase frequency detectors.
- a phase frequency detector is an electronic circuit that compares the phase and frequency of a first signal to that of a reference signal. Based on the comparison, the PFD generates one or more control signals.
- the PFD In phase-locked loop (PLL) implementations, the PFD generates the one or more control signals to control a charge pump.
- the charge pump is used to generate a control voltage for controlling the frequency of oscillation of a voltage-controlled oscillator (VCO).
- VCO voltage-controlled oscillator
- charge pump nonlinearities arising from mismatched charge pump currents introduce a significant amount of phase noise in the loop, which degrades the PLL performance.
- the phase frequency detector comprises a detection circuit and a reset circuit.
- the detection circuit is operable to receive a reference signal and a feedback signal. Furthermore, the detection circuit is operable to generate a first control signal based, at least in part, on the reference signal, and generate a second control signal based, at least in part, on the feedback signal.
- the reset circuit is operable to generate a reset signal based, at least in part, on the first control signal, the second control signal, and the feedback signal. Additionally, the reset circuit is operable to provide the reset signal to the detection circuit to reset the detection circuit.
- FIG. 1 is a block diagram of one embodiment of a fractional-N PLL
- FIG. 2 is a circuit diagram of one embodiment of a PFD with pulse width control circuitry
- FIG. 3 is a block diagram of one embodiment of a fractional-N PLL with a feedback pulse control unit
- FIG. 4 is a timing diagram of one example of a process for generation of a reset signal when the reference signal is ahead of the feedback signal;
- FIG. 5 is a timing diagram of one example of a process for the generation of a reset signal when the feedback signal is ahead of the reference signal;
- FIG. 6 is a flow diagram of a method for controlling the pulse widths of one or more phase frequency detector signals to reduce in-band phase noise in a fractional-N PLL due to charge pump nonlinearities and improve PLL performance;
- FIG. 7 is a block diagram of one embodiment of a communication system.
- a phase frequency detector includes circuitry for controlling the pulse widths of one or more phase frequency detector signals to reduce in-band phase noise in a fractional-N PLL due to charge pump nonlinearities and improve PLL performance.
- the phase frequency detector receives a feedback signal having a pulse width that is approximately equal to a predetermined number of VCO cycles to accommodate a maximum possible timing skew between reference and feedback signals.
- a detection circuit generates a first control signal based on the transitions of the reference signal, and a second control signal based on the transitions of the feedback signal.
- a reset circuit generates a reset signal used for resetting the detection circuit based on the transitions of the first control signal, the second control signal, and the feedback signal.
- the reset circuit includes pulse extension circuitry that ties the feedback signal to the generation of the reset signal such that, during a locked state, the pulse width of the second control signal is approximately equal to the pulse width of the feedback signal, which helps reduce the sensitivity of the PLL to charge pump nonlinearities arising from mismatched charge pump currents.
- FIG. 1 is a block diagram of one embodiment of a fractional-N phase-locked loop (PLL) 100 .
- the PLL 100 includes a phase frequency detector (PFD) 105 , a charge pump 110 , a loop filter 115 , a voltage-controlled oscillator (VCO) 120 , a divider 125 , and a sigma-delta modulator 128 .
- the PLL 100 synchronizes an output signal (OUT) generated by the VCO 120 at the output terminal of the PLL with a reference signal (REF) received at one of the input terminals of the PLL with respect to frequency and phase.
- the output signal of the PLL 100 is first processed within the feedback loop of the PLL to generate a feedback signal (FB).
- FB feedback signal
- the PLL 100 can then compare the frequency and phase difference between the reference signal and the feedback signal to determine whether to adjust the output signal of the PLL 100 to achieve or maintain a specific phase and frequency relationship between the output signal and the reference signal, i.e., a locked state.
- the PDF 105 includes a PFD detection circuit 108 and a PFD reset circuit 130 .
- the PFD detection circuit 108 receives the feedback and reference signals and detects transitions in the feedback and reference signals. Based on the signal transitions, the PFD detection circuit 108 provides one or more control signals (e.g., the UP and DN signals) to the charge pump 100 .
- the PFD detection circuit 108 generates a first control signal (e.g., the UP signal) based on the transitions of the reference signal, and generates a second control voltage (e.g., the DN signal) based on the transitions of the feedback signal.
- a first control signal e.g., the UP signal
- a second control voltage e.g., the DN signal
- the PFD reset circuit 130 generates a reset signal (RSTB) used to reset the PFD detection circuit 108 based on the UP, DN, and feedback signals, as will be further described below with reference to FIGS. 2-7 . It is noted, however, that in other embodiments the PFD reset circuit 130 can be designed to generate the reset signal used to reset the PFD detection circuit 108 based on the reference signal instead of the feedback signal.
- RSTB reset signal
- the charge pump 100 generates a charge pump current based on the UP and DN signals from the phase frequency detector 105 .
- the loop filter 115 e.g., a low-pass filter
- the VCO 120 adjusts (or maintains) the frequency of oscillation of the output signal based on the control voltage V c .
- the divider 125 and the sigma-delta modulator 128 in the feedback path of the PLL 100 generate the feedback signal based on a desired (e.g., programmable) relationship between the output signal and the reference signal.
- the output signal of the PLL can be a predefined non-integer or integer multiple of the reference signal.
- the components described with reference to FIG. 1 are meant to be exemplary only, and are not intended to limit the invention to any specific set of components or configurations.
- one or more of the components described may be omitted, combined, modified, or additional components included, as desired.
- the PLL 100 may be another type of PLL or may have a different configuration.
- the feedback path of the PLL 100 may include additional circuitry, or may include a different type of modulator 128 .
- the PLL 100 can include pulse control circuitry to generate a feedback signal having a pulse width that is approximately equal to a predetermined number of VCO cycles, as will be further described below with reference to FIG. 3 .
- FIG. 2 is a circuit diagram of one embodiment of a PFD 105 with pulse width control circuitry.
- the PFD 105 comprises a PFD detection circuit 108 and a PFD reset circuit 130 .
- the PFD detection circuit 108 includes flip-flops 210 A and 210 B (hereinafter “flip-flops 210 ”)
- the PFD reset circuit 130 includes a NAND gate 231 , an AND gate 232 , an inverter 233 , a NAND gate 234 , a NAND gate 235 , and an inverter 236 .
- the PFD detection circuit 108 receives a supply voltage (VDD), a reference signal (REF), and a feedback signal (FB). Specifically, the supply voltage is received at each of the D terminals of the flip-flops 210 A and 210 B, the reference signal is received at the clock terminal of the flip-flop 210 A, and the feedback signal is received at the clock terminal of the flip-flop 201 B. In response to detecting a transition of the reference signal from a first state to a second state (e.g., a rising edge), the flip-flop 210 A changes the state of the first control signal from a first (disabled) state to a second (enabled) state.
- VDD supply voltage
- REF reference signal
- FB feedback signal
- the flip-flop 210 A generates a rising edge of the first control signal.
- the flip-flop 210 B changes the state of the second control signal from a first (disabled) state to a second (enabled) state.
- the flip-flop 210 B generates a rising edge of the second control signal.
- the flip-flops 210 generate the control signals based on the transitions of the reference and feedback signals, and the value of the supply voltage provided to the D terminals of the flip-flops 210 .
- the PFD detection circuit 108 may include flip-flops that are triggered by the falling edges of the reference and feedback signals, rather than the rising edges. It is further noted that in other embodiments the PFD detection circuit 108 can include different circuit components, e.g., other types of clocked devices, for generating the control signals, and/or can include additional circuitry, e.g., for buffering the UP and DN control signals.
- the PFD reset circuit 130 receives the control signals (e.g., the UP and DN signals) from the PFD detection circuit 108 , the feedback signal, a reset enable (EN_RST) signal, and a delay enable (EN_DEL) signal.
- the delay enable signal turns on or off the UP/DN pulse extension feature, which ties the pulse width of the DN signal with the pulse width of the feedback signal, as will be further described below.
- the reset enable signal is used to reset the PFD 105 to a known initial state. When the reset enable signal is high, an enabled reset signal (RSTB) is generated to reset the PFD detection circuit. When the reset enable signal is low, the state of the reset signal is dependent on the rest of the input signals of the PFD 105 . In the example shown in FIG.
- the PFD reset circuit 130 generates an enabled reset signal used for resetting the flip-flops 210 based on the transitions of the UP signal, the DN signal, and the feedback signal. Specifically, the PFD reset circuit 130 changes the state of the reset signal from a first (disabled) state to a second (enabled) state in response to the first control signal (e.g., the UP signal) transitioning from the first state to the second state, the second control signal (e.g., the DN signal) transitioning from the first state to the second state, and the feedback signal transitioning from the second state to the first state.
- the first control signal e.g., the UP signal
- the second control signal e.g., the DN signal
- the enabled state is when the signal is high, and for other signals, e.g., the reset signal, the enabled state is when the signal is low. It is further noted, however, that in other implementations the PFD reset circuit may be designed such that the enabled state for one or more of the signals can be different, e.g., the enabled state for the reset signal may be when the reset signal is high.
- the UP and DN signals transition to an enabled state (e.g., high) before the feedback signal transitions to a disabled state (e.g., low).
- the rising edge of the feedback signal triggers the rising edge of the DN signal.
- the falling edge of the feedback signal (in addition to the rising edges of the UP and DN signals) enables the reset signal.
- the reset signal triggers the falling edge of the DN signal.
- the pulse width of the DN signal, t pw,dn is approximately equal to the pulse width of the feedback signal, t pw,fb , when the PLL is in a locked state (e.g., see timing diagrams of FIGS. 4-5 ).
- the pulse width of the UP signal, t pw,up is equal to t pw,dn +(t r,ref ⁇ t r,fb ), where (t r,ref ⁇ t r,fb ) is the difference between the rising edges of the reference and feedback signals.
- the pulse width of the DN signal being approximately equal to the pulse width of the feedback signal is defined to mean that the pulse widths vary by no more than 5%. In another implementation, the pulse width of the DN signal being approximately equal to the pulse width of the feedback signal is defined to mean that the pulse widths vary by no more than 10%. It is noted, however, that in other implementations, the definition of “approximately equal” may be more strict, e.g., within 3%, or more relaxed, e.g., within 12%.
- the PFD reset circuit 130 helps the PFD 105 to substantially reduce charge pump nonlinearity due to mismatch in the currents generated by the charge pump based on the UP and DN signals.
- the charge pump nonlinearity can contribute a large amount of in-band phase noise when the feedback signal is sigma-delta modulated.
- the DN signal is relatively constant over time, having a pulse width that is approximately equal to the pulse width of the feedback signal, and the UP signal is modulated in a substantially linear fashion with respect to the time difference between the rising edges of the reference and feedback signals, the PLL 100 may be less sensitive to a mismatch in the charge pump currents than other designs. In other words, despite any mismatch in the charge pump currents, the net charge transferred to the loop filter of the PLL each cycle remains approximately a linear function of the time (phase) difference between the rising edges of the reference and feedback signals.
- FIG. 3 is a block diagram of one example of the PLL 100 shown on FIG. 1 with a feedback (FB) pulse control unit 350 .
- the divider 125 of the PLL 100 includes the feedback pulse control unit 350 for generating a feedback signal having a predetermined pulse width. Since the pulse width of the DN signal is tied to the pulse width of the feedback signal, the pulse width of the generated DN signal is also approximately equal to the predetermined pulse width.
- the pulse width of the feedback signal is generated with a predetermined pulse width to accommodate the maximum possible timing skew between the reference and feedback signals introduced by the sigma-delta modulator 128 in a locked state.
- the pulse width of the feedback signal may be set to approximately equal four VCO cycles so that the pulse width of the feedback signal is greater than the maximum expected delay between the reference and feedback signals introduced by a 3 rd order sigma-delta modulator.
- the divider 125 provides the feedback signal to the PFD detection circuit 108 and the PFD reset circuit 130 .
- the divider 125 is tied to the VCO 120 to accurately generate a feedback signal having a pulse width that approximately equals a predetermined number of VCO cycles.
- the feedback pulse control unit 350 may be implemented within divider 125 using hardware and/or software. It is noted, however, that in other embodiments the pulse width of the feedback pulse may be generated to equal a predetermined number of VCO cycles by other mechanisms.
- FIG. 3 shows the feedback pulse control unit 350 as part of the divider 125 , it is noted that in some embodiments the feedback pulse control unit 350 may be separate from the divider 125 and/or may be included within other components of the PLL.
- the output terminal of NAND gate 231 is coupled to a first input terminal of the NAND gate 234 , a first input terminal of the NAND gate 231 receives an enable delay signal, and a second input terminal of NAND gate 231 receives the feedback signal.
- the output terminal of AND gate 232 is coupled to a second input terminal of NAND gate 234 , a first input terminal of the AND gate 232 receives the UP signal, and a second input terminal of the AND gate 232 receives the DN signal.
- the output terminal of the NAND gate 234 is coupled to a first input terminal of the NAND gate 235 , and the output terminal of inverter 233 is coupled to a second input terminal of the NAND gate 235 .
- the input terminal of the inverter 233 receives the enable reset signal.
- the output terminal of NAND gate 235 is coupled to the input terminal of the inverter 236 .
- the output terminal of the inverter 236 is coupled to the reset terminals of the flip-flops 210 . It is noted, however, that in other embodiments the PFD reset circuit 130 can be implemented using various other combinations of logic gates and/or other circuit components.
- the components described with reference to FIG. 2 are meant to be exemplary only, and are not intended to limit the invention to any specific set of components or configurations.
- one or more of the components described may be omitted, combined, modified, or additional components included, as desired.
- the PFD detection circuit 108 can be implemented using other circuitry, e.g., other types of clocked devices.
- PFD detection circuit 108 can include additional circuitry after the flip-flops 210 , e.g., to buffer the UP and DN signals.
- the PFD reset circuit 130 can be implemented using hardware and/or software.
- FIG. 4 is a timing diagram of one example of a process for generation of a reset signal when the reference signal is ahead of the feedback signal.
- a transition in the reference signal from low to high e.g., a rising edge
- a transition in the feedback signal from low to high triggers a transition in the DN signal from low to high.
- the reset signal transitions from a high state to a low state in response to the UP and DN signals transitioning from a low state to a high state and the feedback signal transitioning from a high state to a low state.
- the signals transition from one state to another after a fixed propagation delay (e.g., flip-flop delay or logic gate delay).
- FIG. 5 is a timing diagram of one example of a process for the generation of a reset signal when the feedback signal is ahead of the reference signal.
- a transition in the feedback signal from low to high triggers a transition in the DN signal from low to high.
- a transition in the reference signal from low to high triggers a transition in UP signal from low to high.
- the reset signal transitions from a high state to a low state in response to the UP and DN signals transitioning from a low state to a high state and the feedback signal transitioning from a high state to a low state.
- the signals shown in FIG. 5 transition from one state to another after a fixed propagation delay (e.g., flip-flop delay or logic gate delay).
- the pulse width of the DN signal is approximately equal to the pulse width of the feedback signal when the PLL is in a locked state. This makes the PLL circuitry less sensitive to a mismatch in the charge pump currents.
- the pulse width of the feedback signal is set to approximately equal a predetermined number of VCO cycles (e.g., four VCO cycles) to accommodate the maximum possible timing skew between the reference and feedback signals introduced by the sigma-delta modulator 128 .
- FIG. 6 is a flow diagram of a method for controlling the pulse widths of one or more phase frequency detector signals to reduce in-band phase noise in a fractional-N PLL due to charge pump nonlinearities and improve PLL performance.
- a feedback signal is generated having a predetermined pulse width. Specifically, the pulse width of the feedback signal may be set to approximately equal a predetermined number of VCO cycles to accommodate the maximum possible timing skew between the reference and feedback signals introduced by a sigma-delta modulator.
- the reference signal and the feedback signal are received at the detection circuit 108 of the PFD 105 .
- the first control signal is generated based on the transitions of the reference signal
- the second control signal is generated based on the transitions of the feedback signal.
- the first control signal, the second control signal, and the feedback signal are received at the reset circuit 130 of PFD 105 .
- the reset signal is generated based on the transitions of the first control signal, the second control signal, and the feedback signal.
- the feedback signal is tied to the generation of the reset signal such that the pulse width of the second control signal is approximately equal to the pulse width of the feedback signal.
- the detection circuit is reset based on the transitions of the reset signal.
- the reset signal can be generated based on the first control signal, the second control signal, and the reference signal.
- FIG. 7 is a block diagram of one embodiment of a communication system.
- the communication system may include a plurality of communication devices, such as personal computer (PC) 701 , laptop 702 , global positioning system (GPS) device 703 , mobile phone 704 , and server 705 , transmitting and receiving information via a wireless and/or wired communication network 750 .
- the communication devices comprise a transceiver having a PFD (e.g., PFD 105 of FIG. 2 ) operable to implement at least some of the operations and features described above with reference to FIGS. 1-6 , such as controlling the pulse widths of one or more phase frequency detector signals to improve system performance.
- PFD e.g., PFD 105 of FIG. 2
- the communication system may include other types of communication devices.
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
- Embodiments of the inventive subject matter generally relate to the field of integrated circuits, and, more particularly, to phase frequency detectors.
- A phase frequency detector (PFD) is an electronic circuit that compares the phase and frequency of a first signal to that of a reference signal. Based on the comparison, the PFD generates one or more control signals. In phase-locked loop (PLL) implementations, the PFD generates the one or more control signals to control a charge pump. The charge pump is used to generate a control voltage for controlling the frequency of oscillation of a voltage-controlled oscillator (VCO). In some PLL designs, e.g., fractional-N PLLs, charge pump nonlinearities arising from mismatched charge pump currents introduce a significant amount of phase noise in the loop, which degrades the PLL performance.
- Various embodiments are disclosed of a phase frequency detector with pulse width control circuitry. According to one embodiment, the phase frequency detector comprises a detection circuit and a reset circuit. The detection circuit is operable to receive a reference signal and a feedback signal. Furthermore, the detection circuit is operable to generate a first control signal based, at least in part, on the reference signal, and generate a second control signal based, at least in part, on the feedback signal. The reset circuit is operable to generate a reset signal based, at least in part, on the first control signal, the second control signal, and the feedback signal. Additionally, the reset circuit is operable to provide the reset signal to the detection circuit to reset the detection circuit.
- The present embodiments may be better understood, and numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings.
-
FIG. 1 is a block diagram of one embodiment of a fractional-N PLL; -
FIG. 2 is a circuit diagram of one embodiment of a PFD with pulse width control circuitry; -
FIG. 3 is a block diagram of one embodiment of a fractional-N PLL with a feedback pulse control unit; -
FIG. 4 is a timing diagram of one example of a process for generation of a reset signal when the reference signal is ahead of the feedback signal; -
FIG. 5 is a timing diagram of one example of a process for the generation of a reset signal when the feedback signal is ahead of the reference signal; -
FIG. 6 is a flow diagram of a method for controlling the pulse widths of one or more phase frequency detector signals to reduce in-band phase noise in a fractional-N PLL due to charge pump nonlinearities and improve PLL performance; and -
FIG. 7 is a block diagram of one embodiment of a communication system. - The description that follows includes exemplary circuits, systems, and methods that embody techniques of the present inventive subject matter. However, it is understood that the described embodiments may be practiced without these specific details. For instance, although examples refer to tying the pulse width of a control signal generated by a phase frequency detector with the pulse width of a feedback signal to improve system performance, in other embodiments, the pulse width of a different control signal generated by a phase frequency detector can be tied with the pulse width of a reference signal. In other instances, well-known structures and techniques have not been shown in detail in order not to obfuscate the description.
- In various embodiments, a phase frequency detector includes circuitry for controlling the pulse widths of one or more phase frequency detector signals to reduce in-band phase noise in a fractional-N PLL due to charge pump nonlinearities and improve PLL performance. In one example, the phase frequency detector receives a feedback signal having a pulse width that is approximately equal to a predetermined number of VCO cycles to accommodate a maximum possible timing skew between reference and feedback signals. A detection circuit generates a first control signal based on the transitions of the reference signal, and a second control signal based on the transitions of the feedback signal. A reset circuit generates a reset signal used for resetting the detection circuit based on the transitions of the first control signal, the second control signal, and the feedback signal. The reset circuit includes pulse extension circuitry that ties the feedback signal to the generation of the reset signal such that, during a locked state, the pulse width of the second control signal is approximately equal to the pulse width of the feedback signal, which helps reduce the sensitivity of the PLL to charge pump nonlinearities arising from mismatched charge pump currents.
-
FIG. 1 is a block diagram of one embodiment of a fractional-N phase-locked loop (PLL) 100. As illustrated, thePLL 100 includes a phase frequency detector (PFD) 105, acharge pump 110, aloop filter 115, a voltage-controlled oscillator (VCO) 120, adivider 125, and a sigma-delta modulator 128. ThePLL 100 synchronizes an output signal (OUT) generated by theVCO 120 at the output terminal of the PLL with a reference signal (REF) received at one of the input terminals of the PLL with respect to frequency and phase. The output signal of thePLL 100 is first processed within the feedback loop of the PLL to generate a feedback signal (FB). ThePLL 100 can then compare the frequency and phase difference between the reference signal and the feedback signal to determine whether to adjust the output signal of thePLL 100 to achieve or maintain a specific phase and frequency relationship between the output signal and the reference signal, i.e., a locked state. - As illustrated, the
PDF 105 includes aPFD detection circuit 108 and aPFD reset circuit 130. During operation, thePFD detection circuit 108 receives the feedback and reference signals and detects transitions in the feedback and reference signals. Based on the signal transitions, thePFD detection circuit 108 provides one or more control signals (e.g., the UP and DN signals) to thecharge pump 100. Specifically, in some implementations, thePFD detection circuit 108 generates a first control signal (e.g., the UP signal) based on the transitions of the reference signal, and generates a second control voltage (e.g., the DN signal) based on the transitions of the feedback signal. Furthermore, thePFD reset circuit 130 generates a reset signal (RSTB) used to reset thePFD detection circuit 108 based on the UP, DN, and feedback signals, as will be further described below with reference toFIGS. 2-7 . It is noted, however, that in other embodiments thePFD reset circuit 130 can be designed to generate the reset signal used to reset thePFD detection circuit 108 based on the reference signal instead of the feedback signal. - The
charge pump 100 generates a charge pump current based on the UP and DN signals from thephase frequency detector 105. The loop filter 115 (e.g., a low-pass filter) generates a control voltage Vc based on the charge pump current and provides the control voltage Vc to theVCO 120. TheVCO 120 adjusts (or maintains) the frequency of oscillation of the output signal based on the control voltage Vc. Thedivider 125 and the sigma-delta modulator 128 in the feedback path of thePLL 100 generate the feedback signal based on a desired (e.g., programmable) relationship between the output signal and the reference signal. Specifically, since thePLL 100 is a fractional-N PLL, in a locked state, the output signal of the PLL can be a predefined non-integer or integer multiple of the reference signal. - It should be noted that the components described with reference to
FIG. 1 are meant to be exemplary only, and are not intended to limit the invention to any specific set of components or configurations. For example, in various embodiments, one or more of the components described may be omitted, combined, modified, or additional components included, as desired. For instance, in some embodiments, the PLL 100 may be another type of PLL or may have a different configuration. In some embodiments, the feedback path of thePLL 100 may include additional circuitry, or may include a different type ofmodulator 128. In other embodiments, thePLL 100 can include pulse control circuitry to generate a feedback signal having a pulse width that is approximately equal to a predetermined number of VCO cycles, as will be further described below with reference toFIG. 3 . -
FIG. 2 is a circuit diagram of one embodiment of aPFD 105 with pulse width control circuitry. As illustrated, thePFD 105 comprises aPFD detection circuit 108 and aPFD reset circuit 130. In this specific implementation, thePFD detection circuit 108 includes flip-flops PFD reset circuit 130 includes aNAND gate 231, anAND gate 232, aninverter 233, aNAND gate 234, aNAND gate 235, and aninverter 236. - During operation, the
PFD detection circuit 108 receives a supply voltage (VDD), a reference signal (REF), and a feedback signal (FB). Specifically, the supply voltage is received at each of the D terminals of the flip-flops flop 210A, and the feedback signal is received at the clock terminal of the flip-flop 201B. In response to detecting a transition of the reference signal from a first state to a second state (e.g., a rising edge), the flip-flop 210A changes the state of the first control signal from a first (disabled) state to a second (enabled) state. For example, the flip-flop 210A generates a rising edge of the first control signal. Likewise, in response to detecting a transition of the feedback signal from a first state to a second state (e.g., a rising edge), the flip-flop 210B changes the state of the second control signal from a first (disabled) state to a second (enabled) state. For example, the flip-flop 210B generates a rising edge of the second control signal. In other words, the flip-flops 210 generate the control signals based on the transitions of the reference and feedback signals, and the value of the supply voltage provided to the D terminals of the flip-flops 210. - It is noted that in some embodiments the
PFD detection circuit 108 may include flip-flops that are triggered by the falling edges of the reference and feedback signals, rather than the rising edges. It is further noted that in other embodiments thePFD detection circuit 108 can include different circuit components, e.g., other types of clocked devices, for generating the control signals, and/or can include additional circuitry, e.g., for buffering the UP and DN control signals. - The PFD reset
circuit 130 receives the control signals (e.g., the UP and DN signals) from thePFD detection circuit 108, the feedback signal, a reset enable (EN_RST) signal, and a delay enable (EN_DEL) signal. The delay enable signal turns on or off the UP/DN pulse extension feature, which ties the pulse width of the DN signal with the pulse width of the feedback signal, as will be further described below. The reset enable signal is used to reset thePFD 105 to a known initial state. When the reset enable signal is high, an enabled reset signal (RSTB) is generated to reset the PFD detection circuit. When the reset enable signal is low, the state of the reset signal is dependent on the rest of the input signals of thePFD 105. In the example shown inFIG. 2 , assuming the reset enable signal is low and the enable delay signal is high, the PFD resetcircuit 130 generates an enabled reset signal used for resetting the flip-flops 210 based on the transitions of the UP signal, the DN signal, and the feedback signal. Specifically, the PFD resetcircuit 130 changes the state of the reset signal from a first (disabled) state to a second (enabled) state in response to the first control signal (e.g., the UP signal) transitioning from the first state to the second state, the second control signal (e.g., the DN signal) transitioning from the first state to the second state, and the feedback signal transitioning from the second state to the first state. It is noted that for some signals, e.g., the UP, DN, and feedback signals, the enabled state is when the signal is high, and for other signals, e.g., the reset signal, the enabled state is when the signal is low. It is further noted, however, that in other implementations the PFD reset circuit may be designed such that the enabled state for one or more of the signals can be different, e.g., the enabled state for the reset signal may be when the reset signal is high. - In PLL implementations, when the PLL is in a locked state, the UP and DN signals transition to an enabled state (e.g., high) before the feedback signal transitions to a disabled state (e.g., low). The rising edge of the feedback signal triggers the rising edge of the DN signal. The falling edge of the feedback signal (in addition to the rising edges of the UP and DN signals) enables the reset signal. The reset signal triggers the falling edge of the DN signal. Therefore, based on the design of the PFD reset
circuit 130 which ties the feedback signal to the generation of the reset signal, during a locked state, the pulse width of the DN signal, tpw,dn, is approximately equal to the pulse width of the feedback signal, tpw,fb, when the PLL is in a locked state (e.g., see timing diagrams ofFIGS. 4-5 ). The pulse width of the UP signal, tpw,up, is equal to tpw,dn+(tr,ref−tr,fb), where (tr,ref−tr,fb) is the difference between the rising edges of the reference and feedback signals. In one implementation, the pulse width of the DN signal being approximately equal to the pulse width of the feedback signal is defined to mean that the pulse widths vary by no more than 5%. In another implementation, the pulse width of the DN signal being approximately equal to the pulse width of the feedback signal is defined to mean that the pulse widths vary by no more than 10%. It is noted, however, that in other implementations, the definition of “approximately equal” may be more strict, e.g., within 3%, or more relaxed, e.g., within 12%. - The PFD reset
circuit 130 helps thePFD 105 to substantially reduce charge pump nonlinearity due to mismatch in the currents generated by the charge pump based on the UP and DN signals. In PLLs having sigma-delta modulators, e.g., fractional-N PLLs, the charge pump nonlinearity can contribute a large amount of in-band phase noise when the feedback signal is sigma-delta modulated. Since the DN signal is relatively constant over time, having a pulse width that is approximately equal to the pulse width of the feedback signal, and the UP signal is modulated in a substantially linear fashion with respect to the time difference between the rising edges of the reference and feedback signals, thePLL 100 may be less sensitive to a mismatch in the charge pump currents than other designs. In other words, despite any mismatch in the charge pump currents, the net charge transferred to the loop filter of the PLL each cycle remains approximately a linear function of the time (phase) difference between the rising edges of the reference and feedback signals. -
FIG. 3 is a block diagram of one example of thePLL 100 shown onFIG. 1 with a feedback (FB)pulse control unit 350. In this embodiment, thedivider 125 of thePLL 100 includes the feedbackpulse control unit 350 for generating a feedback signal having a predetermined pulse width. Since the pulse width of the DN signal is tied to the pulse width of the feedback signal, the pulse width of the generated DN signal is also approximately equal to the predetermined pulse width. In order to generate a DN signal having a pulse width that is approximately equal to the pulse width of the feedback signal during a locked state, the pulse width of the feedback signal is generated with a predetermined pulse width to accommodate the maximum possible timing skew between the reference and feedback signals introduced by the sigma-delta modulator 128 in a locked state. For example, the pulse width of the feedback signal may be set to approximately equal four VCO cycles so that the pulse width of the feedback signal is greater than the maximum expected delay between the reference and feedback signals introduced by a 3rd order sigma-delta modulator. - As illustrated, the
divider 125 provides the feedback signal to thePFD detection circuit 108 and the PFD resetcircuit 130. Thedivider 125 is tied to theVCO 120 to accurately generate a feedback signal having a pulse width that approximately equals a predetermined number of VCO cycles. The feedbackpulse control unit 350 may be implemented withindivider 125 using hardware and/or software. It is noted, however, that in other embodiments the pulse width of the feedback pulse may be generated to equal a predetermined number of VCO cycles by other mechanisms. AlthoughFIG. 3 shows the feedbackpulse control unit 350 as part of thedivider 125, it is noted that in some embodiments the feedbackpulse control unit 350 may be separate from thedivider 125 and/or may be included within other components of the PLL. - In one embodiment, as shown in
FIG. 2 , the output terminal ofNAND gate 231 is coupled to a first input terminal of theNAND gate 234, a first input terminal of theNAND gate 231 receives an enable delay signal, and a second input terminal ofNAND gate 231 receives the feedback signal. The output terminal of ANDgate 232 is coupled to a second input terminal ofNAND gate 234, a first input terminal of the ANDgate 232 receives the UP signal, and a second input terminal of the ANDgate 232 receives the DN signal. The output terminal of theNAND gate 234 is coupled to a first input terminal of theNAND gate 235, and the output terminal ofinverter 233 is coupled to a second input terminal of theNAND gate 235. The input terminal of theinverter 233 receives the enable reset signal. The output terminal ofNAND gate 235 is coupled to the input terminal of theinverter 236. The output terminal of theinverter 236 is coupled to the reset terminals of the flip-flops 210. It is noted, however, that in other embodiments the PFD resetcircuit 130 can be implemented using various other combinations of logic gates and/or other circuit components. - It should be noted that the components described with reference to
FIG. 2 are meant to be exemplary only, and are not intended to limit the invention to any specific set of components or configurations. For example, in various embodiments, one or more of the components described may be omitted, combined, modified, or additional components included, as desired. For instance, in some embodiments, thePFD detection circuit 108 can be implemented using other circuitry, e.g., other types of clocked devices. Also, in some embodiments,PFD detection circuit 108 can include additional circuitry after the flip-flops 210, e.g., to buffer the UP and DN signals. Furthermore, in other embodiments, the PFD resetcircuit 130 can be implemented using hardware and/or software. -
FIG. 4 is a timing diagram of one example of a process for generation of a reset signal when the reference signal is ahead of the feedback signal. As illustrated, a transition in the reference signal from low to high (e.g., a rising edge) triggers a transition in UP signal from low to high. A transition in the feedback signal from low to high triggers a transition in the DN signal from low to high. The reset signal transitions from a high state to a low state in response to the UP and DN signals transitioning from a low state to a high state and the feedback signal transitioning from a high state to a low state. As shown inFIG. 4 , the signals transition from one state to another after a fixed propagation delay (e.g., flip-flop delay or logic gate delay). -
FIG. 5 is a timing diagram of one example of a process for the generation of a reset signal when the feedback signal is ahead of the reference signal. As illustrated, a transition in the feedback signal from low to high triggers a transition in the DN signal from low to high. A transition in the reference signal from low to high triggers a transition in UP signal from low to high. The reset signal transitions from a high state to a low state in response to the UP and DN signals transitioning from a low state to a high state and the feedback signal transitioning from a high state to a low state. Similar toFIG. 4 , the signals shown inFIG. 5 transition from one state to another after a fixed propagation delay (e.g., flip-flop delay or logic gate delay). - In
FIGS. 4 and 5 , as noted above, since the rising edge of the feedback signal triggers the rising edge of the DN signal, and the falling edge of the feedback signal (in addition to the rising edges of the UP and DN signals) enables the reset signal, which triggers the falling edge of the DN signal, then the pulse width of the DN signal is approximately equal to the pulse width of the feedback signal when the PLL is in a locked state. This makes the PLL circuitry less sensitive to a mismatch in the charge pump currents. In order to generate a DN signal having a pulse width that is approximately equal to the pulse width of the feedback signal when the PLL is in a locked state, the pulse width of the feedback signal is set to approximately equal a predetermined number of VCO cycles (e.g., four VCO cycles) to accommodate the maximum possible timing skew between the reference and feedback signals introduced by the sigma-delta modulator 128. -
FIG. 6 is a flow diagram of a method for controlling the pulse widths of one or more phase frequency detector signals to reduce in-band phase noise in a fractional-N PLL due to charge pump nonlinearities and improve PLL performance. Atblock 605, a feedback signal is generated having a predetermined pulse width. Specifically, the pulse width of the feedback signal may be set to approximately equal a predetermined number of VCO cycles to accommodate the maximum possible timing skew between the reference and feedback signals introduced by a sigma-delta modulator. Atblock 610, the reference signal and the feedback signal are received at thedetection circuit 108 of thePFD 105. At block 615, the first control signal is generated based on the transitions of the reference signal, and the second control signal is generated based on the transitions of the feedback signal. - At
block 620, the first control signal, the second control signal, and the feedback signal are received at thereset circuit 130 ofPFD 105. Atblock 625, the reset signal is generated based on the transitions of the first control signal, the second control signal, and the feedback signal. As described above, the feedback signal is tied to the generation of the reset signal such that the pulse width of the second control signal is approximately equal to the pulse width of the feedback signal. Atblock 630, the detection circuit is reset based on the transitions of the reset signal. - It should be understood that the depicted flow diagrams are examples meant to aid in understanding embodiments and should not be used to limit embodiments or limit scope of the claims. Embodiments may perform additional operations, fewer operations, operations in a different order, operations in parallel, and some operations differently. For instance, referring to
FIG. 6 , in some embodiments the reset signal can be generated based on the first control signal, the second control signal, and the reference signal. -
FIG. 7 is a block diagram of one embodiment of a communication system. As illustrated, the communication system may include a plurality of communication devices, such as personal computer (PC) 701,laptop 702, global positioning system (GPS)device 703,mobile phone 704, andserver 705, transmitting and receiving information via a wireless and/orwired communication network 750. In various implementations, the communication devices comprise a transceiver having a PFD (e.g.,PFD 105 ofFIG. 2 ) operable to implement at least some of the operations and features described above with reference toFIGS. 1-6 , such as controlling the pulse widths of one or more phase frequency detector signals to improve system performance. It is noted, however, that in other embodiments the communication system may include other types of communication devices. - While the embodiments are described with reference to various implementations and exploitations, it will be understood that these embodiments are illustrative and that the scope of the inventive subject matter is not limited to them. Many variations, modifications, additions, and improvements are possible.
- Plural instances may be provided for components, operations or structures described herein as a single instance. Finally, boundaries between various components, operations and data stores are somewhat arbitrary, and particular operations are illustrated in the context of specific illustrative configurations. Other allocations of functionality are envisioned and may fall within the scope of the inventive subject matter. In general, structures and functionality presented as separate components in the exemplary configurations may be implemented as a combined structure or component. Similarly, structures and functionality presented as a single component may be implemented as separate components. These and other variations, modifications, additions, and improvements may fall within the scope of the inventive subject matter.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/120,827 US7728631B2 (en) | 2008-05-15 | 2008-05-15 | Phase frequency detector with pulse width control circuitry |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/120,827 US7728631B2 (en) | 2008-05-15 | 2008-05-15 | Phase frequency detector with pulse width control circuitry |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090285279A1 true US20090285279A1 (en) | 2009-11-19 |
US7728631B2 US7728631B2 (en) | 2010-06-01 |
Family
ID=41316134
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/120,827 Expired - Fee Related US7728631B2 (en) | 2008-05-15 | 2008-05-15 | Phase frequency detector with pulse width control circuitry |
Country Status (1)
Country | Link |
---|---|
US (1) | US7728631B2 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2369745A1 (en) * | 2010-03-25 | 2011-09-28 | Silicon Laboratories Inc. | Method and apparatus for quantization noise reduction in fractional-N PLLS |
US20110234272A1 (en) * | 2010-03-25 | 2011-09-29 | Qicheng Yu | Method and apparatus for charge pump linearization in fractional-n plls |
US20110234269A1 (en) * | 2010-03-25 | 2011-09-29 | Qicheng Yu | Method and apparatus for quantization noise reduction in fractional-n plls |
US20130156076A1 (en) * | 2011-07-13 | 2013-06-20 | Peter R. Kinget | Circuits and Methods for a Combined Phase Detector |
JP2014078873A (en) * | 2012-10-11 | 2014-05-01 | Asahi Kasei Electronics Co Ltd | Frequency synthesizer |
US9035683B2 (en) * | 2012-12-28 | 2015-05-19 | Silicon Works Co., Ltd. | Circuit for controlling variation in frequency of clock signal |
US11192391B2 (en) * | 2019-03-29 | 2021-12-07 | Seiko Epson Corporation | Medium supporting structure and recording device |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8400341B2 (en) | 2011-03-03 | 2013-03-19 | Qualcomm Incorporated | Non-uniform sampling technique using a voltage controlled oscillator |
KR101950320B1 (en) * | 2012-06-29 | 2019-02-20 | 에스케이하이닉스 주식회사 | Phase detection circuit and synchronization circuit using the same |
US9444471B2 (en) | 2013-06-06 | 2016-09-13 | Freescale Semiconductor, Inc. | Phase detector and phase-locked loop |
US9584303B1 (en) | 2015-10-28 | 2017-02-28 | Futurewei Technologies, Inc. | Reference-less frequency detector with high jitter tolerance |
US9712177B1 (en) | 2016-01-08 | 2017-07-18 | Samsung Display Co., Ltd. | Fractional PLL using a linear PFD with adjustable delay |
US11784651B2 (en) * | 2021-10-27 | 2023-10-10 | Nxp B.V. | Circuitry and methods for fractional division of high-frequency clock signals |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4904948A (en) * | 1987-03-19 | 1990-02-27 | Fujitsu Limited | Phase comparator circuit |
US5936430A (en) * | 1997-07-21 | 1999-08-10 | Hewlett-Packard Company | Phase detection apparatus and method |
US6002273A (en) * | 1998-10-05 | 1999-12-14 | Motorola, Inc. | Linear low noise phase-frequency detector |
US6285225B1 (en) * | 1998-08-08 | 2001-09-04 | Samsung Electronics Co., Ltd. | Delay locked loop circuits and methods of operation thereof |
US6326859B1 (en) * | 1999-07-01 | 2001-12-04 | Telefonaktiebolaget Lm Ericsson (Publ) | Oscillator circuit having trimmable capacitor array receiving a reference current |
US6404240B1 (en) * | 2000-10-30 | 2002-06-11 | Semiconductor Components Industries Llc | Circuit and method of a three state phase frequency lock detector |
US6404289B1 (en) * | 2000-12-22 | 2002-06-11 | Atheros Communications, Inc. | Synthesizer with lock detector, lock algorithm, extended range VCO, and a simplified dual modulus divider |
US6496075B2 (en) * | 2001-03-14 | 2002-12-17 | Ericsson Inc. | Automatic tuning of VCO |
US6556093B2 (en) * | 2000-09-15 | 2003-04-29 | Alcatel | Voltage controlled oscillator with automatic center frequency calibration |
US6683478B2 (en) * | 2001-11-13 | 2004-01-27 | Samsung Electronics Co., Ltd. | Apparatus for ensuring correct start-up and phase locking of delay locked loop |
US20060145771A1 (en) * | 2003-10-07 | 2006-07-06 | Analog Devices, Inc. | Voltage controlled oscillator having improved phase noise |
US7075383B2 (en) * | 2002-03-12 | 2006-07-11 | Matsushita Electric Industrial Co., Ltd. | Frequency modulator, frequency modulating method, and wireless circuit |
US20060238265A1 (en) * | 2005-04-22 | 2006-10-26 | International Business Machines Corporation | Method to differentially control LC voltage-controlled oscillators |
US7375557B2 (en) * | 2004-12-22 | 2008-05-20 | Samsung Electronics Co., Ltd. | Phase-locked loop and method thereof and a phase-frequency detector and method thereof |
-
2008
- 2008-05-15 US US12/120,827 patent/US7728631B2/en not_active Expired - Fee Related
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4904948A (en) * | 1987-03-19 | 1990-02-27 | Fujitsu Limited | Phase comparator circuit |
US5936430A (en) * | 1997-07-21 | 1999-08-10 | Hewlett-Packard Company | Phase detection apparatus and method |
US6285225B1 (en) * | 1998-08-08 | 2001-09-04 | Samsung Electronics Co., Ltd. | Delay locked loop circuits and methods of operation thereof |
US6002273A (en) * | 1998-10-05 | 1999-12-14 | Motorola, Inc. | Linear low noise phase-frequency detector |
US6326859B1 (en) * | 1999-07-01 | 2001-12-04 | Telefonaktiebolaget Lm Ericsson (Publ) | Oscillator circuit having trimmable capacitor array receiving a reference current |
US6556093B2 (en) * | 2000-09-15 | 2003-04-29 | Alcatel | Voltage controlled oscillator with automatic center frequency calibration |
US6404240B1 (en) * | 2000-10-30 | 2002-06-11 | Semiconductor Components Industries Llc | Circuit and method of a three state phase frequency lock detector |
US6404289B1 (en) * | 2000-12-22 | 2002-06-11 | Atheros Communications, Inc. | Synthesizer with lock detector, lock algorithm, extended range VCO, and a simplified dual modulus divider |
US6570453B2 (en) * | 2000-12-22 | 2003-05-27 | Atheros Communications, Inc. | Synthesizer with lock detector, lock algorithm, extended range VCO, and a simplified dual modulus divider |
US6731176B2 (en) * | 2000-12-22 | 2004-05-04 | Atheros Communications, Inc. | Synthesizer with lock detector, lock algorithm, extended range VCO, and a simplified dual modulus divider |
US6496075B2 (en) * | 2001-03-14 | 2002-12-17 | Ericsson Inc. | Automatic tuning of VCO |
US6683478B2 (en) * | 2001-11-13 | 2004-01-27 | Samsung Electronics Co., Ltd. | Apparatus for ensuring correct start-up and phase locking of delay locked loop |
US7075383B2 (en) * | 2002-03-12 | 2006-07-11 | Matsushita Electric Industrial Co., Ltd. | Frequency modulator, frequency modulating method, and wireless circuit |
US20060145771A1 (en) * | 2003-10-07 | 2006-07-06 | Analog Devices, Inc. | Voltage controlled oscillator having improved phase noise |
US7375557B2 (en) * | 2004-12-22 | 2008-05-20 | Samsung Electronics Co., Ltd. | Phase-locked loop and method thereof and a phase-frequency detector and method thereof |
US20060238265A1 (en) * | 2005-04-22 | 2006-10-26 | International Business Machines Corporation | Method to differentially control LC voltage-controlled oscillators |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2369745A1 (en) * | 2010-03-25 | 2011-09-28 | Silicon Laboratories Inc. | Method and apparatus for quantization noise reduction in fractional-N PLLS |
US20110234272A1 (en) * | 2010-03-25 | 2011-09-29 | Qicheng Yu | Method and apparatus for charge pump linearization in fractional-n plls |
US20110234269A1 (en) * | 2010-03-25 | 2011-09-29 | Qicheng Yu | Method and apparatus for quantization noise reduction in fractional-n plls |
CN102281059A (en) * | 2010-03-25 | 2011-12-14 | 硅谷实验室公司 | Method and apparatus for quantization noise reduction in fractional-N PLLS |
US8179163B2 (en) | 2010-03-25 | 2012-05-15 | Silicon Laboratories Inc. | Method and apparatus for charge pump linearization in fractional-N PLLs |
US8207766B2 (en) | 2010-03-25 | 2012-06-26 | Silicon Laboratories Inc. | Method and apparatus for quantization noise reduction in fractional-N PLLs |
US20130156076A1 (en) * | 2011-07-13 | 2013-06-20 | Peter R. Kinget | Circuits and Methods for a Combined Phase Detector |
US9197224B2 (en) * | 2011-07-13 | 2015-11-24 | The Trustees Of Columbia University In The City Of New York | Circuits and methods for a combined phase detector |
JP2014078873A (en) * | 2012-10-11 | 2014-05-01 | Asahi Kasei Electronics Co Ltd | Frequency synthesizer |
US9035683B2 (en) * | 2012-12-28 | 2015-05-19 | Silicon Works Co., Ltd. | Circuit for controlling variation in frequency of clock signal |
US11192391B2 (en) * | 2019-03-29 | 2021-12-07 | Seiko Epson Corporation | Medium supporting structure and recording device |
Also Published As
Publication number | Publication date |
---|---|
US7728631B2 (en) | 2010-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7728631B2 (en) | Phase frequency detector with pulse width control circuitry | |
US8704566B2 (en) | Hybrid phase-locked loop architectures | |
US5892380A (en) | Method for shaping a pulse width and circuit therefor | |
US7598775B2 (en) | Phase and frequency detector with zero static phase error | |
US8901975B2 (en) | Digital PLL with dynamic loop gain control | |
US7375563B1 (en) | Duty cycle correction using input clock and feedback clock of phase-locked-loop (PLL) | |
US20100156482A1 (en) | Means to detect a missing pulse and reduce the associated pll phase bump | |
US6605935B2 (en) | Linear fast-locking digital phase detector | |
US9577646B1 (en) | Fractional phase locked loop (PLL) architecture | |
CN112368943A (en) | Low power and low jitter phase locked loop with digital leakage compensation | |
US8975924B2 (en) | Phase frequency detector circuit | |
US7412617B2 (en) | Phase frequency detector with limited output pulse width and method thereof | |
US8432191B2 (en) | Phase-locked loop having high-gain mode phase-frequency detector | |
US7199624B2 (en) | Phase locked loop system capable of deskewing | |
US7102448B2 (en) | Phase frequency detector used in phase locked loop | |
US8656203B2 (en) | Fractional frequency division or multiplication by using an oversampled phase rotator for reducing jitter | |
US9843333B2 (en) | Reference-frequency-insensitive phase locked loop | |
JP6513535B2 (en) | Self injection phase locked loop | |
US9742414B2 (en) | Reducing errors due to non-linearities caused by a phase frequency detector of a phase locked loop | |
EP3624344B1 (en) | Pll circuit | |
KR20160076644A (en) | Spread spectrum clock generator based on sub-sampling phase locked loop and auto-calibration method using the same | |
KR20130061386A (en) | Phase-frequency decector proving frequency multiplying, phase locked loop comprising the phase-frequency decector, and clock and data recovery circuit comprising the phase-frequency decector | |
KR20180031463A (en) | Frequency synthesizer and low noise apparatus with the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ATHEROS COMMUNICATIONS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NATHAWAD, LALITKUMAR;REEL/FRAME:021154/0247 Effective date: 20080514 Owner name: ATHEROS COMMUNICATIONS, INC.,CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NATHAWAD, LALITKUMAR;REEL/FRAME:021154/0247 Effective date: 20080514 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: QUALCOMM, INCORPORATED, CALIFORNIA Free format text: MERGER;ASSIGNOR:ATHEROS COMMUNICATIONS, INC.;REEL/FRAME:026763/0770 Effective date: 20110524 |
|
AS | Assignment |
Owner name: QUALCOMM ATHEROS, INC., CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY PREVIOUSLY RECORDED ON REEL 026763 FRAME 0770. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:ATHEROS COMMUNICATIONS, INC.;REEL/FRAME:026770/0064 Effective date: 20110524 |
|
AS | Assignment |
Owner name: QUALCOMM INCORPORATED, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QUALCOMM ATHEROS, INC.;REEL/FRAME:029385/0104 Effective date: 20121022 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20220601 |