US20090275192A1 - Molded dielectric layer in print-patterned electronic circuits - Google Patents
Molded dielectric layer in print-patterned electronic circuits Download PDFInfo
- Publication number
- US20090275192A1 US20090275192A1 US12/502,994 US50299409A US2009275192A1 US 20090275192 A1 US20090275192 A1 US 20090275192A1 US 50299409 A US50299409 A US 50299409A US 2009275192 A1 US2009275192 A1 US 2009275192A1
- Authority
- US
- United States
- Prior art keywords
- pillars
- polymer
- array
- curable polymer
- active electronic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229920000642 polymer Polymers 0.000 claims abstract description 99
- 238000000034 method Methods 0.000 claims abstract description 67
- 239000000758 substrate Substances 0.000 claims abstract description 31
- 239000000463 material Substances 0.000 claims description 30
- 238000007639 printing Methods 0.000 claims description 30
- 229910052751 metal Inorganic materials 0.000 claims description 15
- 239000002184 metal Substances 0.000 claims description 15
- 239000004020 conductor Substances 0.000 claims description 9
- 238000000465 moulding Methods 0.000 claims description 8
- 239000002245 particle Substances 0.000 claims description 8
- 239000010410 layer Substances 0.000 description 55
- 230000008569 process Effects 0.000 description 43
- 239000004065 semiconductor Substances 0.000 description 16
- 125000006850 spacer group Chemical group 0.000 description 11
- 239000007788 liquid Substances 0.000 description 9
- 238000007641 inkjet printing Methods 0.000 description 8
- 239000001993 wax Substances 0.000 description 8
- 238000005516 engineering process Methods 0.000 description 7
- 239000012530 fluid Substances 0.000 description 7
- 239000002346 layers by function Substances 0.000 description 7
- FOIXSVOLVBLSDH-UHFFFAOYSA-N Silver ion Chemical compound [Ag+] FOIXSVOLVBLSDH-UHFFFAOYSA-N 0.000 description 6
- 239000011324 bead Substances 0.000 description 6
- 238000000151 deposition Methods 0.000 description 6
- 239000002904 solvent Substances 0.000 description 6
- 239000011248 coating agent Substances 0.000 description 5
- 238000000576 coating method Methods 0.000 description 5
- 238000005530 etching Methods 0.000 description 5
- 229920001169 thermoplastic Polymers 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 239000004926 polymethyl methacrylate Substances 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- 235000001674 Agaricus brunnescens Nutrition 0.000 description 3
- 239000004593 Epoxy Substances 0.000 description 3
- 239000004793 Polystyrene Substances 0.000 description 3
- 239000000654 additive Substances 0.000 description 3
- 230000000996 additive effect Effects 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 239000011159 matrix material Substances 0.000 description 3
- 230000008018 melting Effects 0.000 description 3
- 238000002844 melting Methods 0.000 description 3
- 229920003229 poly(methyl methacrylate) Polymers 0.000 description 3
- DZUNDTRLGXGTGU-UHFFFAOYSA-N 2-(3-dodecylthiophen-2-yl)-5-[5-(3-dodecylthiophen-2-yl)thiophen-2-yl]thiophene Chemical compound C1=CSC(C=2SC(=CC=2)C=2SC(=CC=2)C2=C(C=CS2)CCCCCCCCCCCC)=C1CCCCCCCCCCCC DZUNDTRLGXGTGU-UHFFFAOYSA-N 0.000 description 2
- 229920000089 Cyclic olefin copolymer Polymers 0.000 description 2
- KFZMGEQAYNKOFK-UHFFFAOYSA-N Isopropanol Chemical compound CC(C)O KFZMGEQAYNKOFK-UHFFFAOYSA-N 0.000 description 2
- 229920000144 PEDOT:PSS Polymers 0.000 description 2
- PPBRXRYQALVLMV-UHFFFAOYSA-N Styrene Chemical compound C=CC1=CC=CC=C1 PPBRXRYQALVLMV-UHFFFAOYSA-N 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- 238000003491 array Methods 0.000 description 2
- QXJJQWWVWRCVQT-UHFFFAOYSA-K calcium;sodium;phosphate Chemical compound [Na+].[Ca+2].[O-]P([O-])([O-])=O QXJJQWWVWRCVQT-UHFFFAOYSA-K 0.000 description 2
- 230000003197 catalytic effect Effects 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000001035 drying Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 229920001971 elastomer Polymers 0.000 description 2
- 239000000806 elastomer Substances 0.000 description 2
- 230000009969 flowable effect Effects 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 229920002492 poly(sulfone) Polymers 0.000 description 2
- 239000004417 polycarbonate Substances 0.000 description 2
- 239000002861 polymer material Substances 0.000 description 2
- 229920001296 polysiloxane Polymers 0.000 description 2
- 229920002223 polystyrene Polymers 0.000 description 2
- 229920000123 polythiophene Polymers 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- 238000009736 wetting Methods 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- JRPBQTZRNDNNOP-UHFFFAOYSA-N barium titanate Chemical compound [Ba+2].[Ba+2].[O-][Ti]([O-])([O-])[O-] JRPBQTZRNDNNOP-UHFFFAOYSA-N 0.000 description 1
- 229910002113 barium titanate Inorganic materials 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000003086 colorant Substances 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 229920001940 conductive polymer Polymers 0.000 description 1
- 238000000354 decomposition reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 239000006185 dispersion Substances 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 239000013536 elastomeric material Substances 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- NBVXSUQYWXRMNV-UHFFFAOYSA-N fluoromethane Chemical compound FC NBVXSUQYWXRMNV-UHFFFAOYSA-N 0.000 description 1
- 108010025899 gelatin film Proteins 0.000 description 1
- 239000003365 glass fiber Substances 0.000 description 1
- 239000012943 hotmelt Substances 0.000 description 1
- 239000010954 inorganic particle Substances 0.000 description 1
- 229920000592 inorganic polymer Polymers 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- QKEOZZYXWAIQFO-UHFFFAOYSA-M mercury(1+);iodide Chemical compound [Hg]I QKEOZZYXWAIQFO-UHFFFAOYSA-M 0.000 description 1
- 239000002923 metal particle Substances 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000001053 micromoulding Methods 0.000 description 1
- 239000006082 mold release agent Substances 0.000 description 1
- 239000002105 nanoparticle Substances 0.000 description 1
- 229920000620 organic polymer Polymers 0.000 description 1
- 239000003960 organic solvent Substances 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 229920000515 polycarbonate Polymers 0.000 description 1
- 229920002959 polymer blend Polymers 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 229920002379 silicone rubber Polymers 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000007921 spray Substances 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 238000010897 surface acoustic wave method Methods 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- OFIYHXOOOISSDN-UHFFFAOYSA-N tellanylidenegallium Chemical compound [Te]=[Ga] OFIYHXOOOISSDN-UHFFFAOYSA-N 0.000 description 1
- 239000004416 thermosoftening plastic Substances 0.000 description 1
- 238000001771 vacuum deposition Methods 0.000 description 1
- 238000003631 wet chemical etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/107—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by filling grooves in the support with conductive material
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/0017—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor for the production of embossing, cutting or similar devices; for the production of casting means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0676—Nanowires or nanotubes oriented perpendicular or at an angle to a substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/27001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/278—Post-treatment of the layer connector
- H01L2224/2783—Reworking, e.g. shaping
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/278—Post-treatment of the layer connector
- H01L2224/2783—Reworking, e.g. shaping
- H01L2224/2784—Reworking, e.g. shaping involving a mechanical process, e.g. planarising the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/731—Location prior to the connecting process
- H01L2224/73101—Location prior to the connecting process on the same surface
- H01L2224/73103—Bump and layer connectors
- H01L2224/73104—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/0278—Flat pressure, e.g. for connecting terminals with anisotropic conductive adhesive
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0582—Coating by resist, i.e. resist used as mask for application of insulating coating or of second resist
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0023—Etching of the substrate by chemical or physical means by exposure and development of a photosensitive insulating layer
Definitions
- TFT thin-film transistor
- Each transistor typically consists of several layers: a gate layer, a gate dielectric layer, a source/drain layer and a semiconducting layer.
- the data lines which apply the data signals to the pixels are on the same level as the source/drain layer of the TFT and of the pixel pad. If the data lines are wide, the region of the pixel pad becomes smaller within a given area for a pixel. The area of the pixel is limited because image quality generally comes from a number of pixels per image, and as many pixels as possible are squeezed onto a given backplane.
- an additional metal layer is introduced which extends or ‘mushrooms’ the pixel drain pad layer over the transistor circuitry and partially over the data lines. This also shields the TFT channel region from light which is essential for low charge-leakage in the TFT off-state.
- Vias are formed in a dielectric layer over the transistor to allow connection between this ‘mushroom metal’ pixel pad and the underlying drain pad which is connected to the drain of the TFT.
- the example of a display backplane is compelling, but forming of vias for interconnects between layers is also important in other electronic circuits where often multiple dielectric layers separate conducting, semiconducting or otherwise functional layers, referred to here as active electronic layers or active layers.
- forming simple via holes in a dielectric layer is required for other applications such as in microfluidic circuits where the dielectric layer may contain a fluid and sensing elements lie in a layer underneath the dielectric.
- forming vias in a printing technology can be a problem.
- Printing technologies tend to be additive, where things are added together to form images, such as in color printing where colors are added together to form a final color.
- Circuits formed from printing technologies are generally formed by adding layers to other layers to form the structures.
- a conventional semiconductor fabrication process deposits a continuous dielectric layer. To form vias, the process must etch the vias into the dielectric.
- a micromolding process molds a polymeric dielectric layer with vias in a single step, if alignment is included in the step.
- a thin surface layer typically remains at the bottoms of the vias that has to be removed by etching.
- etching such as wet-chemical or plasma etching, does not occur in printing technologies. This makes forming the vias problematic, as vias are normally formed by etching.
- An embodiment is a method that forms a first active electronic layer, prints an array of pillars on the first active electronic layer, dispenses a curable polymer over the array of pillars, molds the curable polymer by contacting the curable polymer with a mold structure to displace the curable polymer from upper surfaces of the pillars, cures the curable polymer to produce a hardened polymer, and removes the array of pillars to leave an array of holes in the hardened polymer.
- Another embodiment is a method that provides a substrate having selected areas, prints an array of pillars on the substrate, dispenses a curable polymer over the array of pillars, molds the curable polymer by contacting the array of pillars with a mold structure to displace the curable polymer from upper surfaces of the pillars, cures the curable polymer to produce a hardened polymer, and removes the array of pillars to leave an array of holes in the hardened polymer corresponding to the selected areas.
- Another embodiment is a method that forms a first active electronic layer on a substrate, prints an array of conductive pillars on the active electronic layer on a substrate, dispenses a curable polymer on the array of conductive pillars, molds the curable polymer by contacting the array of pillars with a mold structure to displace the curable polymer from the upper surfaces of the conductive pillars, curing the curable polymer to produce a hardened polymer, and forms a second active electronic layer on the hardened polymer such that the second active electronic layer is in electrical connection with the first active electronic layer through the conductive pillars.
- FIG. 1 shows an example of an array of pillars.
- FIG. 2 shows a more detailed view of a pillar.
- FIGS. 3-8 show an example of a method of forming vias using printing techniques.
- FIGS. 9-11 show an alternative example of a method of forming vias using printing techniques.
- FIGS. 12-15 show an example of a method of forming extended regions of a dielectric layer.
- FIGS. 16-20 show examples of alternative methods of forming vias using printing techniques.
- FIGS. 21-24 show an example of a method of forming via contacts using printing techniques.
- FIG. 1 shows an example of sacrificial pillars printed on a substrate. These pillars such as 10 define a via area in which will be formed a via contact.
- Wax such as Kemamide-based wax is just one possible material that could be used to form the pillars. Waxes have a low viscosity above their melting point and therefore are suitable for jet-printing. Below their melting point they solidify. Since these materials are printed without solvents, the volume shrinkage is relatively low which enables the printing of rather tall structures.
- Other materials include solvent-based polymers such as ProLiftTM manufactured by Brewer Science or heat decomposable polymers such as the family of UnityTM polymers manufactured by Promerus.
- the materials would be later removed in a solvent that would not attack the subsequently applied dielectric, typically a polymer.
- ProLiftTM is as lift-off polymer which is rather temperature stable and resistant to organic solvents, but it retains solubility in aqueous developers.
- the material would be removed at a later stage of the process by heating beyond a decomposition temperature. While much of the discussion here may focus on individual pillars, the pillars may also consist of walls or other geometries such as linear structures, rectangular structures, extended circular structures, etc. that later form reservoirs, channels or regions.
- FIG. 2 shows an example of a pillar structure formed by printing.
- Ink-jet printing may be one example printing method, but other printing methods may also be chosen, such as dip-pen deposition, flexographic printing, screen printing or other deposition methods that are capable of selectively depositing small quantities of a material.
- Examples of ink-jet printing include piezo-ink-jet printing, thermal ink-jet printing, electrostatic ink-jet printing, etc.
- the pillars may be formed of a stack of drops of ink.
- FIG. 2 shows an example of a pillar formed from three drops of the ink, 2 , 4 and 6 . It must be noted that as the term ‘ink’ is used here, it includes any liquid dispensed using printing technologies for the formation of electronic circuits and components and microstructures.
- FIG. 3 shows the beginning of a process to form vias using printing processes, rather than conventional processes employing etching.
- a via is a hole or opening in a layer that allows connections between layers above and below the layer in which the via exists.
- Vias may be left empty to expose a selected area on the underlying substrate, they may be filled or partially filled with metal, either before or after formation and they may be also filled or partially filled with a semiconducting material or other functional material.
- Examples of the selected areas on the substrate may be areas in which a sensor or other sensitive material resides, or an actuator for which it is desirable to leave the area open to the surrounding environment. Selected areas are defined regions on the substrate for which it is desirable that they be accessible from higher layers.
- the sensor may be a heat sensor such as a thermistor, it may be a pressure sensor or a flow sensor or a chemical or biosensor such as an ion sensor, pH sensor or surface acoustic wave sensor, for example.
- a heater may be located on the substrate that heats a fluid above.
- a membrane actuator or an ultrasonic actuator may be located on the substrate, for example.
- Vias or holes filled or partially filled or coated with metal or other conductive material may be referred to here as via contacts or conductive paths.
- a printing process deposits or otherwise forms an array of sacrificial pillars such as 10 on a substrate 18 .
- the printing process may repeat as needed to achieve the proper height for the pillars.
- the printing process is a jet-printing process and the deposited material is a hot-melt wax.
- a curable polymer 12 covers the pillars. It is dispensed by any known dispensing methods for liquids or flowable substances, including pipette dispensing, syringe dispensing, other pressure driven dispensing methods, including extrusion-type dispensing, but also spray dispensing or simple pouring from a reservoir, etc.
- a curable polymer is a substance that is a liquid or flowable substance/polymer until it undergoes a curing process that causes it to harden.
- the polymer material may include organic polymers, inorganic polymers, organic-inorganic hybrids and composites, for example.
- the curing process may involve the application of heat or radiation, including UV light.
- the curing process may also be a catalytic curing process.
- the curable polymer remains in its moldable, uncured state.
- Example polymers are the UV curable polymers Norland optical adhesive 68 or Norland optical adhesive 60 (Norland Products, Inc. Cranbury, N.J.) and the two component epoxy Devcon 5 Minute Epoxy (ITW Performance Polymers, Riviera Beach, Fla.). If the pillar structures are relatively heat resistant, such as for the later mentioned metal pillars, or if the pillars have a relatively high melting/softening point, the curable polymer may also be a thermoplastic polymer.
- curing does not refer to permanent curing, but it would be used in the context of ‘hardening’ or solidifying by lowering the process temperature.
- Example polymers would be thermoplastic polymers often used in molding applications such as PMMA (polymethylmethacrylate), PC (polycarbonate), PSU (polysulfone), COC (cyclo-olefine copolymer), PS (polystyrene), etc.
- the process applies a mold 14 to the uncured polymer.
- the mold may consist of a silicone elastomer, such as Sylgard 184 silicone manufactured by Dow, Gel-Film® (Gel-Pak) materials, etc.
- the mold material may be an elastomeric material or it may be a rigid material and it may be coated with a low-surface-energy coating such as a fluorocarbon coating or it may be treated with commonly known mold-release agents.
- the surface of the mold contacts the top surfaces of the pillars and displaces the curable polymer.
- the contact between the pillar top surface and the mold may be increased due to the deformation of the elastomer. For larger arrays of pillars, this can make the displacement of the polymer on all the pillars more reliable.
- thermoplastic pillars or wax pillars one may also heat the substrate at this point to cause the pillars to soften, which in combination with a slight pressure from the mold may result in an improved via profile due to the occurring deformation in the pillars. Softening the pillars may also assist in displacing the curable polymer from the tops of the pillars.
- FIG. 5 also shows the application of UV light, assuming that the curable polymer is a UV curable polymer, just one example of many different types of curable polymers suitable for this process.
- the application of the UV light causes the curable polymer in this example to ‘cure’ or harden.
- UV exposure may not be required and the polymer may cure by catalytic curing such as in a two-component epoxy polymer, for example.
- the polymer 12 may also contain inorganic particles such as titania or barium titanate nanoparticles if an increased dielectric constant is desired.
- FIG. 6 shows the resulting structure after removal of the mold. The hardened polymer has formed a layer having the top surfaces of the array of pillars exposed.
- FIG. 7 shows the hardened polymer after removal of the pillars.
- the pillars would dissolve in a warm isopropanol solution.
- the solvent should not attack the curable polymer, which could be one of the polymers mentioned above.
- the hardened polymer has an array of holes or openings 20 , which may have any shape.
- a conductive layer 22 may form electrical contacts in the openings, between a first functional layer on the substrate and a second functional layer on the polymer layer.
- FIG. 8 shows an example of a conductive layer.
- the conductive layer may consist of a patterned metal, a polymeric conductor, a semiconductor or other conducting or semiconducting material.
- the material may be deposited for example from a solution by jet-printing or by conventional vacuum deposition methods.
- the conducting material is jet-printed silver deposited from a solution of silver nanoparticles.
- the holes or openings in the polymer resulting from the molding process may have different profiles, depending upon the molding techniques.
- the openings may tilt, or have an enhanced profile with a decreasing diameter from bottom to top.
- FIG. 9 shows an example of a structure having a first functional layer for which the process should include an alignment process.
- This example has a transistor structure having source 26 and drain 24 contacts on the functional layer on the substrate. The process would form the polymer layer over the source and drain contacts, with the openings aligned to the source and drain contacts.
- Functional or active layers may include contacts, as in the source and drain contacts, active areas, such as implanted, semiconductive regions, conductive traces, components, etc.
- the process deposits a semiconductive material 28 into the openings over the source and drain.
- This material forms the channel of the thin-film transistor structure.
- the semiconductor material is deposited from solution such as by ink-jet printing.
- Many solution processable semiconductors are available, including polymeric semiconductors and semiconductor precursors.
- the semiconductor is solution deposited polythiophene PQT-12 (poly[5,5′-bis(3-dodecyl-2-thienyl)-2,2′-bithiophene]).
- the function of the via is to contain the semiconductor solution and to prevent excessive spreading.
- the described transistor structure may be a bottom gate transistor in which case the gate electrode lies on the substrate below the source-drain contacts and below a gate dielectric.
- An insulating layer 29 may be deposited above the semiconductor, which also acts as a barrier layer against moisture and air.
- the transistor structure may also be a top-gate transistor in which case the gate is located above the semiconductor within the via.
- a gate dielectric is deposited above the semiconductor. Deposition may occur by jet-printing of the dielectric material from solution or the semiconductor and dielectric may be deposited from a blended solution of both materials. In the latter process, the dielectric material phase separates on top of the semiconductor during the drying process.
- the polythiophene PQT-12 and the polymer PMMA Poly-methyl-methacrylate
- the structures shown in FIG. 10 may be used as ISFET (ion selective field effect transistor) structures in which a liquid fills the vias which act as a reservoir.
- ISFET on selective field effect transistor
- the metal gate of a conventional field effect transistor is replaced by a reference electrode located somewhere in the liquid.
- FIG. 11 Shown in FIG. 11 is the cross-section of a bottom gate thin-film transistor with ‘mushroom-metal’ that contacts the drain pad.
- the conductive layer 30 in FIG. 11 establishes contact to the drain of a transistor and it extends over the transistor area thereby shielding the channel area from ambient light.
- the dielectric layer above the semiconductor in FIG. 11 is deposited thick enough so that the ‘mushroom metal’ does not have any gating effect on the transistor channel.
- ⁇ layers such as for diode structures may be deposited and patterned onto the conductive layer 30 , thus turning the pixels into light sensors.
- an electrical connection forms between the functional layer on the substrate and a subsequent second functional layer, such as a pixel pad in a display or image sensor back plane, through the openings formed from the sacrificial pillars.
- the polymer may have formed in it extended regions. Referring to FIG. 12 , one can see that the mold 14 differs in its structure now, having relief regions such as 34 . When the mold 14 comes into contact with the curable polymer in its soft or liquid state, application of pressure causes the polymer to fill the relief region. After hardening and removal of the sacrificial pillars, the hardened layer has extended regions such as 36 , shown in FIG. 13 .
- This structure may provide microfluidic channels, wells or reservoirs with vias to the substrate.
- the vias may expose sensing circuits, actuators or heaters to manipulate the fluid or to sense properties of the fluid or to detect components of the fluid.
- the via openings may also be elongated openings, for example patterned along the channel length, so that the fluid inside the channels can be sensed or actuated by circuitry on the substrate all the time during its flow within the channel.
- FIG. 14 shows filling of the vias with a conductive material or otherwise functional material, the vias being filled either fully such as 38 or partially, such as 39 . Whether a via becomes fully or partially filled depends upon the application for which the structure is intended, as well as the materials and process used. The fully or partially filled vias form conductive paths.
- One application of the extended regions includes using the extended regions to form at least one reservoir. As shown in FIG. 15 , a reservoir 40 forms between two of the extended regions and the lid 41 .
- the via contacts may provide electrical signals to the region defined by the reservoir to cause a reaction in the material to achieve a particular effect, depending upon the application or electrical signals may be read out through the vias.
- a charge generation material may reside in the space between the reservoirs and the lid, charge generation materials may include lead-iodide and mercury-iodide.
- materials in the reservoirs include electrophoretic ink, liquid crystals, electrochromic materials or electrowetting display fluids.
- the reservoirs may also form liquid or gas microchannels.
- FIG. 16 shows several spacer beads such as 42 , on the substrate between the sacrificial pillars.
- Example materials are glass spheres, polystyrene spheres or glass fiber spacers.
- the spacers are 5 micron fiber spacers from EM Industries of Hawthorne, N.J., and they are typically employed as spacers in the fabrication of liquid crystal displays.
- the spacer material may be chosen based upon the desired thickness of the dielectric layer.
- the spacer beads serve to prevent the molding process from compressing the curable polymer excessively and to assure a uniform thickness of the molded dielectric layer over a large area.
- the spacer beads may be deposited by spraying or by inkjet printing from a dispersion and subsequent drying of the solvent.
- the curable polymer 12 covers the pillars and the spacer beads, as shown in FIG. 17 .
- they may have been dispersed in the polymer.
- FIG. 18 a mold having relief regions is shown. It must be noted that the mold may or may not have relief regions as used in this process; it is one option to be considered.
- FIG. 18 shows the option of heating the substrate to soften the thermoplastic polymer pillars prior to compression by the mold 14 .
- thermoplastic polymer materials includes waxes. The spacer beads ensure that the mold does not compress too much, over-flattening the pillars for any particular application.
- the flattened pillars may result in an improved via profile.
- the exact via profile also may depend upon the wetting properties of the mold by the wax, if it becomes liquid. Good wetting properties typically result in a small contact angle and a via that is wider towards the top.
- An example of the resulting via 46 is shown in FIG. 20 , after the curing process of FIG. 19 . Vias with a greater diameter near the top are advantageous for contact metallization or contact coating.
- a fully additive process may simplify making via contacts between the first and second layers.
- the process deposits metal or conductive pillars such as 50 onto the substrate.
- the dispensing of the curable polymer 12 in FIG. 22 and the application of the mold 14 of FIG. 23 are similar to those processes already discussed.
- the resulting polymer layer in FIG. 24 still has openings, but the openings now accommodate the metal pillars 50 .
- FIG. 25 shows pillar 50 and alternative structures.
- the metal pillars may include metal particles, such as silver nanoparticles, resulting in a metal pillar 50 .
- the silver nanoparticles may be mixed with other dispersible larger particles such as styrene particles, glass spheres, etc., shown as 52 in FIG. 25 . These particles may have dimensions on the order of micrometers or tens of micrometers and will be referred to here as ‘structural particles.’
- the silver nanoparticles may form a conductive layer around the structural particles.
- the silver nanoparticles may be first mixed with those structural particles and then the solution is dispensed. Alternatively, the structural particles may be first dispensed and the conductive material is then deposited or printed on top.
- the polymer pump may be jet-printed UV-curable polymer and the conductor may be a jet-printed layer of silver nanoparticles or conductive polymer such as PEDOT:PSS (Baytron P).
- FIGS. 26 and 27 show alternative ways of ensuring that no curable polymer hardens on the top surfaces of the via contacts.
- the substrate 18 would be substantially transparent, allowing the curing with light to occur through the substrate. Any residual polymer on the top surface 60 of the pillars would not cross-link, and therefore not harden, because the pillars themselves would block the light from reaching that portion of the polymer. This would allow the residue to be removed with solvents.
- the mold 14 shown in several previous figures could be conductive, such as carbon filled silicone. If the pillars are conductive, one could determine the quality of the electrical contact between the mold and the pillars before curing the polymer by measuring the electrical current flow from the mold 14 to the substrate 18 . A capacitive measurement of the capacitance between the mold and the substrate may also be used. Good electrical contact would indicate that little or no residue remains on the tops of the pillars. The resulting structure is shown in FIG. 27 .
- vias allow electrical connections to be made between a first printed circuit and a second printed circuit, or to expose areas of the first printed circuit. These vias are formed in an additive process, rather than involving etching or removal processes.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Chemical & Material Sciences (AREA)
- Nanotechnology (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Materials Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Thin Film Transistor (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
A method forms a first active electronic layer, prints an array of pillars on the first active electronic layer, dispenses a curable polymer over the array of pillars, molds the curable polymer by contacting the curable polymer with a mold structure to displace the curable polymer from upper surfaces of the pillars, cures the curable polymer to produce a hardened polymer, and removes the array of pillars to leave an array of holes in the hardened polymer. Another method provides a substrate having selected areas, prints an array of pillars on the substrate, dispenses a curable polymer over the array of pillars, molds the curable polymer by contacting the array of pillars with a mold structure to displace the curable polymer from upper surfaces of the pillars, cures the curable polymer to produce a hardened polymer, and removes the array of pillars to leave an array of holes in the hardened polymer corresponding to the selected areas. Another method forms a first active electronic layer on a substrate, prints an array of conductive pillars on the active electronic layer on a substrate, dispenses a curable polymer on the array of conductive pillars, molds the curable polymer by contacting the array of pillars with a mold structure to displace the curable polymer from the upper surfaces of the conductive pillars, curing the curable polymer to produce a hardened polymer, and forms a second active electronic layer on the hardened polymer such that the second active electronic layer is in electrical connection with the first active electronic layer through the conductive pillars.
Description
- This application is a Divisional Application of U.S. patent application Ser. No. 11/615,229, entitled MOLDED DIELECTRIC LAYER IN PRINT-PATTERNED ELECTRONIC CIRCUITS, filed Dec. 22, 2006, the disclosure of which is herein incorporated by the reference in its entirety.
- This invention was made with Government support under Cooperative Agreement No. 70NANB3H3029 awarded by the National Institute of Standards and Technology. The Government has certain rights in this invention.
- It is possible to form electronic circuits using printing technologies, typically ink-jet printing, where the ‘ink’ is actually liquids that can form the structures. Printed lines and dots used in forming the circuit have relatively large features sizes that are not conducive to some electronic devices.
- In one example, assume an active matrix display backplane with high fill-factor pixels. Fill factor is generally a ration of the area of pixel that is actively controlling, or in the case of active-matrix sensor arrays receiving/sensing light, to the area of the entire pixel. Each pixel of a thin-film transistor (TFT) active matrix backplane generally has a switching transistor and a pixel pad for each pixel.
- Each transistor typically consists of several layers: a gate layer, a gate dielectric layer, a source/drain layer and a semiconducting layer. In typical pixels with bottom-gate TFTs, the data lines which apply the data signals to the pixels are on the same level as the source/drain layer of the TFT and of the pixel pad. If the data lines are wide, the region of the pixel pad becomes smaller within a given area for a pixel. The area of the pixel is limited because image quality generally comes from a number of pixels per image, and as many pixels as possible are squeezed onto a given backplane.
- In an approach to overcome this problem an additional metal layer is introduced which extends or ‘mushrooms’ the pixel drain pad layer over the transistor circuitry and partially over the data lines. This also shields the TFT channel region from light which is essential for low charge-leakage in the TFT off-state. Vias are formed in a dielectric layer over the transistor to allow connection between this ‘mushroom metal’ pixel pad and the underlying drain pad which is connected to the drain of the TFT. The example of a display backplane is compelling, but forming of vias for interconnects between layers is also important in other electronic circuits where often multiple dielectric layers separate conducting, semiconducting or otherwise functional layers, referred to here as active electronic layers or active layers. Moreover, forming simple via holes in a dielectric layer is required for other applications such as in microfluidic circuits where the dielectric layer may contain a fluid and sensing elements lie in a layer underneath the dielectric.
- However, forming vias in a printing technology can be a problem. Printing technologies tend to be additive, where things are added together to form images, such as in color printing where colors are added together to form a final color. Circuits formed from printing technologies are generally formed by adding layers to other layers to form the structures. In one example, a conventional semiconductor fabrication process deposits a continuous dielectric layer. To form vias, the process must etch the vias into the dielectric. In another example, a micromolding process molds a polymeric dielectric layer with vias in a single step, if alignment is included in the step. However, a thin surface layer typically remains at the bottoms of the vias that has to be removed by etching.
- Generally, etching, such as wet-chemical or plasma etching, does not occur in printing technologies. This makes forming the vias problematic, as vias are normally formed by etching.
- An embodiment is a method that forms a first active electronic layer, prints an array of pillars on the first active electronic layer, dispenses a curable polymer over the array of pillars, molds the curable polymer by contacting the curable polymer with a mold structure to displace the curable polymer from upper surfaces of the pillars, cures the curable polymer to produce a hardened polymer, and removes the array of pillars to leave an array of holes in the hardened polymer.
- Another embodiment is a method that provides a substrate having selected areas, prints an array of pillars on the substrate, dispenses a curable polymer over the array of pillars, molds the curable polymer by contacting the array of pillars with a mold structure to displace the curable polymer from upper surfaces of the pillars, cures the curable polymer to produce a hardened polymer, and removes the array of pillars to leave an array of holes in the hardened polymer corresponding to the selected areas.
- Another embodiment is a method that forms a first active electronic layer on a substrate, prints an array of conductive pillars on the active electronic layer on a substrate, dispenses a curable polymer on the array of conductive pillars, molds the curable polymer by contacting the array of pillars with a mold structure to displace the curable polymer from the upper surfaces of the conductive pillars, curing the curable polymer to produce a hardened polymer, and forms a second active electronic layer on the hardened polymer such that the second active electronic layer is in electrical connection with the first active electronic layer through the conductive pillars.
- Embodiments of the invention may be best understood by reading the disclosure with reference to the drawings, wherein:
-
FIG. 1 shows an example of an array of pillars. -
FIG. 2 shows a more detailed view of a pillar. -
FIGS. 3-8 show an example of a method of forming vias using printing techniques. -
FIGS. 9-11 show an alternative example of a method of forming vias using printing techniques. -
FIGS. 12-15 show an example of a method of forming extended regions of a dielectric layer. -
FIGS. 16-20 show examples of alternative methods of forming vias using printing techniques. -
FIGS. 21-24 show an example of a method of forming via contacts using printing techniques. -
FIG. 1 shows an example of sacrificial pillars printed on a substrate. These pillars such as 10 define a via area in which will be formed a via contact. Wax, such as Kemamide-based wax is just one possible material that could be used to form the pillars. Waxes have a low viscosity above their melting point and therefore are suitable for jet-printing. Below their melting point they solidify. Since these materials are printed without solvents, the volume shrinkage is relatively low which enables the printing of rather tall structures. Other materials include solvent-based polymers such as ProLift™ manufactured by Brewer Science or heat decomposable polymers such as the family of Unity™ polymers manufactured by Promerus. Except for the heat decomposable polymer, the materials would be later removed in a solvent that would not attack the subsequently applied dielectric, typically a polymer. ProLift™ is as lift-off polymer which is rather temperature stable and resistant to organic solvents, but it retains solubility in aqueous developers. In the case of the heat decomposable material, the material would be removed at a later stage of the process by heating beyond a decomposition temperature. While much of the discussion here may focus on individual pillars, the pillars may also consist of walls or other geometries such as linear structures, rectangular structures, extended circular structures, etc. that later form reservoirs, channels or regions. -
FIG. 2 shows an example of a pillar structure formed by printing. Ink-jet printing may be one example printing method, but other printing methods may also be chosen, such as dip-pen deposition, flexographic printing, screen printing or other deposition methods that are capable of selectively depositing small quantities of a material. Examples of ink-jet printing include piezo-ink-jet printing, thermal ink-jet printing, electrostatic ink-jet printing, etc. To achieve a vertical extent higher than a single drop of ink-jetted material, the pillars may be formed of a stack of drops of ink.FIG. 2 shows an example of a pillar formed from three drops of the ink, 2, 4 and 6. It must be noted that as the term ‘ink’ is used here, it includes any liquid dispensed using printing technologies for the formation of electronic circuits and components and microstructures. -
FIG. 3 shows the beginning of a process to form vias using printing processes, rather than conventional processes employing etching. A via is a hole or opening in a layer that allows connections between layers above and below the layer in which the via exists. Vias may be left empty to expose a selected area on the underlying substrate, they may be filled or partially filled with metal, either before or after formation and they may be also filled or partially filled with a semiconducting material or other functional material. Examples of the selected areas on the substrate may be areas in which a sensor or other sensitive material resides, or an actuator for which it is desirable to leave the area open to the surrounding environment. Selected areas are defined regions on the substrate for which it is desirable that they be accessible from higher layers. The sensor may be a heat sensor such as a thermistor, it may be a pressure sensor or a flow sensor or a chemical or biosensor such as an ion sensor, pH sensor or surface acoustic wave sensor, for example. As an actuator, a heater may be located on the substrate that heats a fluid above. Alternatively, a membrane actuator or an ultrasonic actuator may be located on the substrate, for example. Vias or holes filled or partially filled or coated with metal or other conductive material may be referred to here as via contacts or conductive paths. - In
FIG. 3 , a printing process deposits or otherwise forms an array of sacrificial pillars such as 10 on asubstrate 18. As discussed above, the printing process may repeat as needed to achieve the proper height for the pillars. In one example the printing process is a jet-printing process and the deposited material is a hot-melt wax. - In
FIG. 4 , acurable polymer 12 covers the pillars. It is dispensed by any known dispensing methods for liquids or flowable substances, including pipette dispensing, syringe dispensing, other pressure driven dispensing methods, including extrusion-type dispensing, but also spray dispensing or simple pouring from a reservoir, etc. A curable polymer is a substance that is a liquid or flowable substance/polymer until it undergoes a curing process that causes it to harden. The polymer material may include organic polymers, inorganic polymers, organic-inorganic hybrids and composites, for example. - The curing process may involve the application of heat or radiation, including UV light. The curing process may also be a catalytic curing process. At the point of the process shown by
FIG. 4 , the curable polymer remains in its moldable, uncured state. Example polymers are the UV curable polymers Norland optical adhesive 68 or Norland optical adhesive 60 (Norland Products, Inc. Cranbury, N.J.) and the two component epoxy Devcon 5 Minute Epoxy (ITW Performance Polymers, Riviera Beach, Fla.). If the pillar structures are relatively heat resistant, such as for the later mentioned metal pillars, or if the pillars have a relatively high melting/softening point, the curable polymer may also be a thermoplastic polymer. Here ‘curing’ does not refer to permanent curing, but it would be used in the context of ‘hardening’ or solidifying by lowering the process temperature. Example polymers would be thermoplastic polymers often used in molding applications such as PMMA (polymethylmethacrylate), PC (polycarbonate), PSU (polysulfone), COC (cyclo-olefine copolymer), PS (polystyrene), etc. - In
FIG. 5 , the process applies amold 14 to the uncured polymer. The mold may consist of a silicone elastomer, such as Sylgard 184 silicone manufactured by Dow, Gel-Film® (Gel-Pak) materials, etc. The mold material may be an elastomeric material or it may be a rigid material and it may be coated with a low-surface-energy coating such as a fluorocarbon coating or it may be treated with commonly known mold-release agents. During the molding process, the surface of the mold contacts the top surfaces of the pillars and displaces the curable polymer. - In the case of an elastomeric mold the contact between the pillar top surface and the mold may be increased due to the deformation of the elastomer. For larger arrays of pillars, this can make the displacement of the polymer on all the pillars more reliable. In the case of thermoplastic pillars or wax pillars, one may also heat the substrate at this point to cause the pillars to soften, which in combination with a slight pressure from the mold may result in an improved via profile due to the occurring deformation in the pillars. Softening the pillars may also assist in displacing the curable polymer from the tops of the pillars.
-
FIG. 5 also shows the application of UV light, assuming that the curable polymer is a UV curable polymer, just one example of many different types of curable polymers suitable for this process. The application of the UV light causes the curable polymer in this example to ‘cure’ or harden. In another example, UV exposure may not be required and the polymer may cure by catalytic curing such as in a two-component epoxy polymer, for example. Thepolymer 12 may also contain inorganic particles such as titania or barium titanate nanoparticles if an increased dielectric constant is desired.FIG. 6 shows the resulting structure after removal of the mold. The hardened polymer has formed a layer having the top surfaces of the array of pillars exposed. - It must be noted that using a rigid mold instead of an elastomeric mold, or if the pillars soften after heating, the pillars would not extend from the surface in
FIG. 6 . The extending pillars shown inFIG. 6 are seen if one uses a soft elastomer mold because it deforms slightly around the pillars. -
FIG. 7 shows the hardened polymer after removal of the pillars. In the example of a Kemamide-wax pillar, the pillars would dissolve in a warm isopropanol solution. The solvent should not attack the curable polymer, which could be one of the polymers mentioned above. The hardened polymer has an array of holes oropenings 20, which may have any shape. - If desired, a
conductive layer 22 may form electrical contacts in the openings, between a first functional layer on the substrate and a second functional layer on the polymer layer.FIG. 8 shows an example of a conductive layer. The conductive layer may consist of a patterned metal, a polymeric conductor, a semiconductor or other conducting or semiconducting material. The material may be deposited for example from a solution by jet-printing or by conventional vacuum deposition methods. In one example, the conducting material is jet-printed silver deposited from a solution of silver nanoparticles. The holes or openings in the polymer resulting from the molding process may have different profiles, depending upon the molding techniques. The openings may tilt, or have an enhanced profile with a decreasing diameter from bottom to top. These alternatives come from variations in the printing process such as altering the diameters of the drops, or moving a second drop slightly to one side of a first drop. The printing process discussed up to now has not mentioned any alignment. -
FIG. 9 shows an example of a structure having a first functional layer for which the process should include an alignment process. This example has a transistorstructure having source 26 and drain 24 contacts on the functional layer on the substrate. The process would form the polymer layer over the source and drain contacts, with the openings aligned to the source and drain contacts. Functional or active layers may include contacts, as in the source and drain contacts, active areas, such as implanted, semiconductive regions, conductive traces, components, etc. - In
FIG. 10 , the process deposits asemiconductive material 28 into the openings over the source and drain. This material forms the channel of the thin-film transistor structure. In the shown example the semiconductor material is deposited from solution such as by ink-jet printing. Many solution processable semiconductors are available, including polymeric semiconductors and semiconductor precursors. In one example, the semiconductor is solution deposited polythiophene PQT-12 (poly[5,5′-bis(3-dodecyl-2-thienyl)-2,2′-bithiophene]). Here, the function of the via is to contain the semiconductor solution and to prevent excessive spreading. The described transistor structure may be a bottom gate transistor in which case the gate electrode lies on the substrate below the source-drain contacts and below a gate dielectric. An insulatinglayer 29 may be deposited above the semiconductor, which also acts as a barrier layer against moisture and air. - The transistor structure may also be a top-gate transistor in which case the gate is located above the semiconductor within the via. A gate dielectric is deposited above the semiconductor. Deposition may occur by jet-printing of the dielectric material from solution or the semiconductor and dielectric may be deposited from a blended solution of both materials. In the latter process, the dielectric material phase separates on top of the semiconductor during the drying process. In one example, the polythiophene PQT-12 and the polymer PMMA (Poly-methyl-methacrylate) form such a polymer blend that phase separates.
- In the case of a top-gate transistor, the structures shown in
FIG. 10 may be used as ISFET (ion selective field effect transistor) structures in which a liquid fills the vias which act as a reservoir. The metal gate of a conventional field effect transistor is replaced by a reference electrode located somewhere in the liquid. - In a conventional top-gate field effect transistor a metal deposited into the via will form the gate. Shown in
FIG. 11 is the cross-section of a bottom gate thin-film transistor with ‘mushroom-metal’ that contacts the drain pad. Theconductive layer 30 inFIG. 11 establishes contact to the drain of a transistor and it extends over the transistor area thereby shielding the channel area from ambient light. The dielectric layer above the semiconductor inFIG. 11 is deposited thick enough so that the ‘mushroom metal’ does not have any gating effect on the transistor channel. - Other layers such as for diode structures may be deposited and patterned onto the
conductive layer 30, thus turning the pixels into light sensors. In this manner, an electrical connection forms between the functional layer on the substrate and a subsequent second functional layer, such as a pixel pad in a display or image sensor back plane, through the openings formed from the sacrificial pillars. - In addition to the openings, the polymer may have formed in it extended regions. Referring to
FIG. 12 , one can see that themold 14 differs in its structure now, having relief regions such as 34. When themold 14 comes into contact with the curable polymer in its soft or liquid state, application of pressure causes the polymer to fill the relief region. After hardening and removal of the sacrificial pillars, the hardened layer has extended regions such as 36, shown inFIG. 13 . This structure may provide microfluidic channels, wells or reservoirs with vias to the substrate. The vias may expose sensing circuits, actuators or heaters to manipulate the fluid or to sense properties of the fluid or to detect components of the fluid. As mentioned earlier, the via openings may also be elongated openings, for example patterned along the channel length, so that the fluid inside the channels can be sensed or actuated by circuitry on the substrate all the time during its flow within the channel. -
FIG. 14 shows filling of the vias with a conductive material or otherwise functional material, the vias being filled either fully such as 38 or partially, such as 39. Whether a via becomes fully or partially filled depends upon the application for which the structure is intended, as well as the materials and process used. The fully or partially filled vias form conductive paths. - One application of the extended regions includes using the extended regions to form at least one reservoir. As shown in
FIG. 15 , areservoir 40 forms between two of the extended regions and thelid 41. The via contacts may provide electrical signals to the region defined by the reservoir to cause a reaction in the material to achieve a particular effect, depending upon the application or electrical signals may be read out through the vias. - These processes would fill the reservoirs with different materials. For example, for sensor applications, a charge generation material may reside in the space between the reservoirs and the lid, charge generation materials may include lead-iodide and mercury-iodide. Typically for display applications, materials in the reservoirs include electrophoretic ink, liquid crystals, electrochromic materials or electrowetting display fluids. The reservoirs may also form liquid or gas microchannels.
- Having presented a general discussion of the formation of a molded polymer or molded dielectric layer, various alternatives and modifications become available. For example,
FIG. 16 shows several spacer beads such as 42, on the substrate between the sacrificial pillars. Example materials are glass spheres, polystyrene spheres or glass fiber spacers. In one particular example, the spacers are 5 micron fiber spacers from EM Industries of Hawthorne, N.J., and they are typically employed as spacers in the fabrication of liquid crystal displays. The spacer material may be chosen based upon the desired thickness of the dielectric layer. The spacer beads serve to prevent the molding process from compressing the curable polymer excessively and to assure a uniform thickness of the molded dielectric layer over a large area. The spacer beads may be deposited by spraying or by inkjet printing from a dispersion and subsequent drying of the solvent. - In an alternative process, the
curable polymer 12 covers the pillars and the spacer beads, as shown inFIG. 17 . Instead of applying the spacer beads first, they may have been dispersed in the polymer. In the molding process ofFIG. 18 , a mold having relief regions is shown. It must be noted that the mold may or may not have relief regions as used in this process; it is one option to be considered.FIG. 18 shows the option of heating the substrate to soften the thermoplastic polymer pillars prior to compression by themold 14. For purposes of this discussion, thermoplastic polymer materials includes waxes. The spacer beads ensure that the mold does not compress too much, over-flattening the pillars for any particular application. - The flattened pillars may result in an improved via profile. The exact via profile also may depend upon the wetting properties of the mold by the wax, if it becomes liquid. Good wetting properties typically result in a small contact angle and a via that is wider towards the top. An example of the resulting via 46 is shown in
FIG. 20 , after the curing process ofFIG. 19 . Vias with a greater diameter near the top are advantageous for contact metallization or contact coating. - As an alternative to the pillar removal process, a fully additive process may simplify making via contacts between the first and second layers. As shown in
FIG. 21 , rather than depositing sacrificial pillars, the process deposits metal or conductive pillars such as 50 onto the substrate. The dispensing of thecurable polymer 12 inFIG. 22 and the application of themold 14 ofFIG. 23 are similar to those processes already discussed. The resulting polymer layer inFIG. 24 still has openings, but the openings now accommodate themetal pillars 50. - One issue that may arise in formation of the pillars concerns the height of the pillars. Higher pillars may be desired that are not easily formed from repeated jetting of ink drops in a stack.
FIG. 25 shows pillar 50 and alternative structures. The metal pillars may include metal particles, such as silver nanoparticles, resulting in ametal pillar 50. To achieve higher pillars, the silver nanoparticles may be mixed with other dispersible larger particles such as styrene particles, glass spheres, etc., shown as 52 inFIG. 25 . These particles may have dimensions on the order of micrometers or tens of micrometers and will be referred to here as ‘structural particles.’ The silver nanoparticles may form a conductive layer around the structural particles. The silver nanoparticles may be first mixed with those structural particles and then the solution is dispensed. Alternatively, the structural particles may be first dispensed and the conductive material is then deposited or printed on top. - Yet another alternative involves depositing a relatively tall polymer bump and then coating the bump with a layer of conductor, as shown by 54. Both the bump and the coating would result from printing processes. The polymer pump may be jet-printed UV-curable polymer and the conductor may be a jet-printed layer of silver nanoparticles or conductive polymer such as PEDOT:PSS (Baytron P).
- Another possible concern with this process arises with regard to the top surfaces of the pillars. Any residue of the curable polymer on the tops of the pillars may cause problems in the electrical connections.
FIGS. 26 and 27 show alternative ways of ensuring that no curable polymer hardens on the top surfaces of the via contacts. - In
FIG. 26 , thesubstrate 18 would be substantially transparent, allowing the curing with light to occur through the substrate. Any residual polymer on thetop surface 60 of the pillars would not cross-link, and therefore not harden, because the pillars themselves would block the light from reaching that portion of the polymer. This would allow the residue to be removed with solvents. - In
FIG. 26 , themold 14 shown in several previous figures could be conductive, such as carbon filled silicone. If the pillars are conductive, one could determine the quality of the electrical contact between the mold and the pillars before curing the polymer by measuring the electrical current flow from themold 14 to thesubstrate 18. A capacitive measurement of the capacitance between the mold and the substrate may also be used. Good electrical contact would indicate that little or no residue remains on the tops of the pillars. The resulting structure is shown inFIG. 27 . - In this manner, vias allow electrical connections to be made between a first printed circuit and a second printed circuit, or to expose areas of the first printed circuit. These vias are formed in an additive process, rather than involving etching or removal processes.
- It will be appreciated that several of the above-disclosed and other features and functions, or alternatives thereof, may be desirably combined into many other different systems or applications. Also that various presently unforeseen or unanticipated alternatives, modifications, variations, or improvements therein may be subsequently made by those skilled in the art which are also intended to be encompassed by the following claims.
Claims (3)
1. A method, comprising:
forming a first active electronic layer on a substrate;
printing an array of conductive pillars on the active electronic layer on a substrate;
dispensing a curable polymer on the array of conductive pillars;
molding the curable polymer by contacting the array of pillars with a mold structure to displace the curable polymer from the upper surfaces of the conductive pillars;
curing the curable polymer to produce a hardened polymer; and
forming a second active electronic layer on the hardened polymer such that the second active electronic layer is in electrical connection with the first active electronic layer through the conductive pillars.
2. The method of claim 1 , wherein printing an array of conductive pillars comprises printing one of metal pillars, polymer bumps covered with a conductive material, conductive pillars mixed with structural particles of another material.
3. The method of claim 1 , wherein molding the curable polymer comprises contacting the array of conductive pillars with a conductive mold to determine if any residual polymer is on a surface of the conductive pillars.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/502,994 US20090275192A1 (en) | 2006-12-22 | 2009-07-14 | Molded dielectric layer in print-patterned electronic circuits |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/615,229 US7576000B2 (en) | 2006-12-22 | 2006-12-22 | Molded dielectric layer in print-patterned electronic circuits |
US12/502,994 US20090275192A1 (en) | 2006-12-22 | 2009-07-14 | Molded dielectric layer in print-patterned electronic circuits |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/615,229 Division US7576000B2 (en) | 2006-12-22 | 2006-12-22 | Molded dielectric layer in print-patterned electronic circuits |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090275192A1 true US20090275192A1 (en) | 2009-11-05 |
Family
ID=39541698
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/615,229 Expired - Fee Related US7576000B2 (en) | 2006-12-22 | 2006-12-22 | Molded dielectric layer in print-patterned electronic circuits |
US12/502,994 Abandoned US20090275192A1 (en) | 2006-12-22 | 2009-07-14 | Molded dielectric layer in print-patterned electronic circuits |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/615,229 Expired - Fee Related US7576000B2 (en) | 2006-12-22 | 2006-12-22 | Molded dielectric layer in print-patterned electronic circuits |
Country Status (1)
Country | Link |
---|---|
US (2) | US7576000B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110095342A1 (en) * | 2009-10-23 | 2011-04-28 | Palo Alto Research Center Incorporated | Printed Material Constrained By Well Structures And Devices Including Same |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8138075B1 (en) * | 2006-02-06 | 2012-03-20 | Eberlein Dietmar C | Systems and methods for the manufacture of flat panel devices |
EP2496516A2 (en) * | 2009-11-02 | 2012-09-12 | FFEI Limited | Micro-channel structure method and apparatus |
US8354297B2 (en) | 2010-09-03 | 2013-01-15 | Stats Chippac, Ltd. | Semiconductor device and method of forming different height conductive pillars to electrically interconnect stacked laterally offset semiconductor die |
KR20160138156A (en) | 2014-03-25 | 2016-12-02 | 스트라타시스 엘티디. | Method and system for fabricating cross-layer pattern |
US20170178990A1 (en) * | 2015-12-17 | 2017-06-22 | Intel Corporation | Through-mold structures |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6285203B1 (en) * | 1999-06-14 | 2001-09-04 | Micron Technology, Inc. | Test system having alignment member for aligning semiconductor components |
US20010042734A1 (en) * | 1996-09-20 | 2001-11-22 | Beilin Solomon I. | Methods of planarizing structures on wafers and substrates by polishing |
US20020070463A1 (en) * | 1994-05-09 | 2002-06-13 | Industrial Technology Research Institute | Composite bump bonding |
US6476625B1 (en) * | 2000-04-25 | 2002-11-05 | Advanced Micro Devices, Inc. | Method for determining coplanarity of electrical contact of BGA type packages prior to electrical characterization |
US20030141105A1 (en) * | 1999-12-20 | 2003-07-31 | Matsushita Electric Industrial Co., Ltd. | Circuit component built-in module, radio device having the same, and method for producing the same |
US20040218136A1 (en) * | 2003-03-26 | 2004-11-04 | Semiconductor Energy Laboratory Co., Ltd. | Display device and manufacturing method thereof |
US20050000133A1 (en) * | 2002-11-29 | 2005-01-06 | Russell Donald G. | Markers, methods of marking, and marking systems for use in association with images |
US20050106855A1 (en) * | 2002-05-17 | 2005-05-19 | Farnworth Warren M. | Method for fabricating a semiconductor component using contact printing |
US20050142855A1 (en) * | 2003-12-30 | 2005-06-30 | Dongbu Electronics Co., Ltd. | Method for manufacturing semiconductor device |
US20050156297A1 (en) * | 1997-10-31 | 2005-07-21 | Farnworth Warren M. | Semiconductor package including flex circuit, interconnects and dense array external contacts |
US20050208734A1 (en) * | 2000-12-06 | 2005-09-22 | Grigg Ford B | Thin flip-chip method |
US20050212837A1 (en) * | 2004-03-23 | 2005-09-29 | Yoshiyuki Nakagawa | Processing apparatus which performs predetermined processing while supplying a processing liquid to a substrate |
US20060148393A1 (en) * | 2000-12-01 | 2006-07-06 | Koichi Ono | Polishing pad and cushion layer for polishing pad |
US20060286301A1 (en) * | 2003-09-12 | 2006-12-21 | National Institute Of Advanced Industrial Science | Substrates and method of manufacturing same |
US20070020815A1 (en) * | 2005-07-22 | 2007-01-25 | Raghunandan Chaware | Process for exposing solder bumps on an underfill coated semiconductor |
US20070065653A1 (en) * | 2002-11-26 | 2007-03-22 | Fujitsu Limited | Substrate sheet material for a semiconductor device and a manufacturing method thereof, a molding method using a substrate sheet material, a manufacturing method of semiconductor devices |
US20070085216A1 (en) * | 2005-09-27 | 2007-04-19 | Infineon Technologies Ag | Semiconductor device having a semiconductor chip, and method for the production thereof |
US20070190690A1 (en) * | 2006-02-14 | 2007-08-16 | Stats Chippac Ltd. | Integrated circuit package system with exposed interconnects |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6921679B2 (en) | 2003-12-19 | 2005-07-26 | Palo Alto Research Center Incorporated | Electronic device and methods for fabricating an electronic device |
-
2006
- 2006-12-22 US US11/615,229 patent/US7576000B2/en not_active Expired - Fee Related
-
2009
- 2009-07-14 US US12/502,994 patent/US20090275192A1/en not_active Abandoned
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020070463A1 (en) * | 1994-05-09 | 2002-06-13 | Industrial Technology Research Institute | Composite bump bonding |
US20010042734A1 (en) * | 1996-09-20 | 2001-11-22 | Beilin Solomon I. | Methods of planarizing structures on wafers and substrates by polishing |
US20050156297A1 (en) * | 1997-10-31 | 2005-07-21 | Farnworth Warren M. | Semiconductor package including flex circuit, interconnects and dense array external contacts |
US6285203B1 (en) * | 1999-06-14 | 2001-09-04 | Micron Technology, Inc. | Test system having alignment member for aligning semiconductor components |
US20030141105A1 (en) * | 1999-12-20 | 2003-07-31 | Matsushita Electric Industrial Co., Ltd. | Circuit component built-in module, radio device having the same, and method for producing the same |
US6476625B1 (en) * | 2000-04-25 | 2002-11-05 | Advanced Micro Devices, Inc. | Method for determining coplanarity of electrical contact of BGA type packages prior to electrical characterization |
US20060148393A1 (en) * | 2000-12-01 | 2006-07-06 | Koichi Ono | Polishing pad and cushion layer for polishing pad |
US20050208734A1 (en) * | 2000-12-06 | 2005-09-22 | Grigg Ford B | Thin flip-chip method |
US20050106855A1 (en) * | 2002-05-17 | 2005-05-19 | Farnworth Warren M. | Method for fabricating a semiconductor component using contact printing |
US20070065653A1 (en) * | 2002-11-26 | 2007-03-22 | Fujitsu Limited | Substrate sheet material for a semiconductor device and a manufacturing method thereof, a molding method using a substrate sheet material, a manufacturing method of semiconductor devices |
US20050000133A1 (en) * | 2002-11-29 | 2005-01-06 | Russell Donald G. | Markers, methods of marking, and marking systems for use in association with images |
US20040218136A1 (en) * | 2003-03-26 | 2004-11-04 | Semiconductor Energy Laboratory Co., Ltd. | Display device and manufacturing method thereof |
US20060286301A1 (en) * | 2003-09-12 | 2006-12-21 | National Institute Of Advanced Industrial Science | Substrates and method of manufacturing same |
US20050142855A1 (en) * | 2003-12-30 | 2005-06-30 | Dongbu Electronics Co., Ltd. | Method for manufacturing semiconductor device |
US20050212837A1 (en) * | 2004-03-23 | 2005-09-29 | Yoshiyuki Nakagawa | Processing apparatus which performs predetermined processing while supplying a processing liquid to a substrate |
US20070020815A1 (en) * | 2005-07-22 | 2007-01-25 | Raghunandan Chaware | Process for exposing solder bumps on an underfill coated semiconductor |
US20070085216A1 (en) * | 2005-09-27 | 2007-04-19 | Infineon Technologies Ag | Semiconductor device having a semiconductor chip, and method for the production thereof |
US20070190690A1 (en) * | 2006-02-14 | 2007-08-16 | Stats Chippac Ltd. | Integrated circuit package system with exposed interconnects |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110095342A1 (en) * | 2009-10-23 | 2011-04-28 | Palo Alto Research Center Incorporated | Printed Material Constrained By Well Structures And Devices Including Same |
US8211782B2 (en) * | 2009-10-23 | 2012-07-03 | Palo Alto Research Center Incorporated | Printed material constrained by well structures |
US8624304B2 (en) | 2009-10-23 | 2014-01-07 | Palo Alto Research Center Incorporated | Printed material constrained by well structures and devices including same |
US9029245B2 (en) | 2009-10-23 | 2015-05-12 | Palo Alto Research Center Incorporated | Printed material constrained by well structures and devices including same |
US9202683B2 (en) | 2009-10-23 | 2015-12-01 | Palo Alto Research Center Incorporated | Printed material constrained by well structures and devices including same |
Also Published As
Publication number | Publication date |
---|---|
US20080150187A1 (en) | 2008-06-26 |
US7576000B2 (en) | 2009-08-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20090275192A1 (en) | Molded dielectric layer in print-patterned electronic circuits | |
US20110159250A1 (en) | Patterning method | |
US7813030B2 (en) | Display and fabricating method thereof | |
Street et al. | Jet printing flexible displays | |
US8080152B2 (en) | Embossing of microfluidic sensors | |
US7199049B2 (en) | Methods for forming contact hole, for manufacturing circuit board and for manufacturing electro-optical device | |
US8748242B2 (en) | Electronic circuit structure and method for forming same | |
TWI299197B (en) | Patterning method | |
US20020119584A1 (en) | Preferred methods for producing electrical circuit elements used to control an electronic display | |
EP2073057A2 (en) | Display | |
JP2008243773A (en) | Electric light emitting apparatus, its manufacturing method, electronic equipment, thin film structure, and thin film formation method | |
US20100301337A1 (en) | Electronic device with self-aligned electrodes fabricated using additive liquid deposition | |
TW200821778A (en) | Method for forming pattern, and method for manufacturing liquid crystal display | |
JP2009051178A (en) | Silicone elastomer stamp and manufacturing method of thin film transistor using the stamp | |
JP5380831B2 (en) | Organic transistor and manufacturing method thereof | |
US20080029833A1 (en) | Transistor, an electronic circuit and an electronic device | |
JP4843236B2 (en) | THIN FILM TRANSISTOR AND IMAGE DISPLAY DEVICE USING THE SAME | |
US20040099911A1 (en) | Novel electronic device structures including interconnecting microfluidic channels | |
JP2008122649A (en) | Method for manufacturing electrooptical device, electrooptical device, liquid crystal device, organic electroluminescence apparatus and electronic apparatus | |
JP2008053582A (en) | Method of manufacturing electronic device | |
US20130126838A1 (en) | Organic thin films, methods for forming the same, and organic thin film transistors including the same | |
JP2009059737A (en) | Silicone elastomer stamp and manufacturing method thereof | |
JP2008260198A (en) | Pattern forming method and electronic device manufacturing method | |
US7790219B2 (en) | Printed component circuit with fluidic template | |
Daniel et al. | Jet-printed active-matrix backplanes and electrophoretic displays |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |