US20090268858A1 - Dual clock spread for low clock emissions with recovery - Google Patents
Dual clock spread for low clock emissions with recovery Download PDFInfo
- Publication number
- US20090268858A1 US20090268858A1 US12/361,222 US36122209A US2009268858A1 US 20090268858 A1 US20090268858 A1 US 20090268858A1 US 36122209 A US36122209 A US 36122209A US 2009268858 A1 US2009268858 A1 US 2009268858A1
- Authority
- US
- United States
- Prior art keywords
- clock
- signals
- clock signals
- frequency
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000009977 dual effect Effects 0.000 title claims abstract description 22
- 238000011084 recovery Methods 0.000 title claims abstract description 9
- 238000001228 spectrum Methods 0.000 claims abstract description 18
- 230000001629 suppression Effects 0.000 claims abstract description 7
- 238000000034 method Methods 0.000 abstract description 9
- 230000005540 biological transmission Effects 0.000 abstract description 2
- 230000003750 conditioning effect Effects 0.000 abstract description 2
- 230000008901 benefit Effects 0.000 description 7
- 230000003595 spectral effect Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000001427 coherent effect Effects 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000010408 sweeping Methods 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- ZYHMJXZULPZUED-UHFFFAOYSA-N propargite Chemical compound C1=CC(C(C)(C)C)=CC=C1OC1C(OS(=O)OCC#C)CCCC1 ZYHMJXZULPZUED-UHFFFAOYSA-N 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B15/00—Suppression or limitation of noise or interference
- H04B15/02—Reducing interference from electric apparatus by means located at or near the interfering apparatus
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B2215/00—Reducing interference at the transmission system level
- H04B2215/064—Reduction of clock or synthesizer reference frequency harmonics
- H04B2215/067—Reduction of clock or synthesizer reference frequency harmonics by modulation dispersion
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0091—Transmitter details
Definitions
- the present invention relates to clock generation in general, and, in particular, to a method and apparatus for generating recovered clock signals with harmonic emission suppression.
- Clock signals may be generated by a free-running oscillator driven by a crystal, an LC-tuned circuit, or an external clock source. Parameters of such clock signals may include maximum and minimum allowable clock frequencies, tolerances at high and low voltage levels, maximum rise and fall times on waveform edges, pulse-width tolerance for a non-square wave, and the timing relationship between clock phases if two-clock phase signals are needed.
- EMI electromagnetic interference
- FCC Federal Communication Commission
- CISPR Comite International Special Des Perturbations Radio
- the spectral components of the EMI emissions typically have peak amplitudes at harmonics of the fundamental frequency of a clock circuit.
- costly suppression measures or extensive shielding may need to be utilized.
- Other approaches for reducing EMI emissions include careful routing of signal traces on printed circuit boards to minimize loops and other potentially radiating structures.
- EMI emissions are made worse at higher clock speeds. Consequently, it would be desirable to provide an improved method and apparatus for generating high-speed clock signals having relatively low EMI emissions.
- a method and apparatus provides for the generation and recovery of a stable clock signal having harmonic emission suppressions using a dual spread spectrum clock signals.
- the method comprises: generating first and second lower frequency dual clock signals from a high frequency clock signal, wherein said first and second lower frequency dual clock signals have respective frequencies that are less than a frequency of the high frequency clock signal; frequency modulating said first and second lower frequency dual clock signals to generate first and second modulated clock signals that sweep in opposing directions with respect to one another in a spectrum of operation; a receiver receiving said first and second modulated clock signals; the receiver generating a sum signal and a difference signal from said first and second modulated clock signals; the receiver filtering out the difference signal; and outputting the sum signal as a stable recovered clock signal of the receiver, said stable recovered clock signal having the frequency of the high frequency clock signal.
- FIG. 1 is a flowchart that illustrates an exemplary flow for recovery of a stable clock signal using dual clock spread spectrum signals, in accordance with various embodiments disclosed herein.
- FIG. 2 is a block diagram that illustrates an apparatus that supports recovery of a stable clock signal using dual clock spread spectrum signals, in accordance with various embodiments disclosed herein.
- FIG. 3 is a frequency or spectral diagram that illustrates the relationships between the clock, sum and difference signals, in accordance with various embodiments disclosed herein.
- a method and apparatus provides for the generation and recovery of a stable clock signal having harmonic emission suppressions using dual spread spectrum clock signals.
- the transmission frequencies of non-mixed, spread spectrum lower frequency clock signals may be varied and, upon receipt of these non-mixed signals, they are mixed into sum and difference signals.
- the sum signal thus generated is representative of the desired clock signal to be recovered.
- Such conditioning of the non-mixed signals need only occur within the receiver, thereby allow the channel that transmits the non-mixed lower frequency clock signals to the receiver to be lower bandwidth than would be required to carry the final, recovered, and higher frequency clock signal produced by the receiver.
- FIG. 1 a flowchart 100 illustrates a method for generation and recovery of a stable clock signal using dual spread spectrum clock signals.
- first and second lower frequency dual clock signals named Clock A and Clock B, are provided at Blocks 130 , 150 , which will be modulated as will be discussed; these first and second lower frequency dual clock signals at Blocks 130 , 150 have respective frequencies that are less than a frequency of the high frequency clock signal at Block 115 to be recovered by a receiver (shown in FIG. 2 ).
- the lower frequency clock signals at Blocks 130 , 150 can be simply supplied, as indicated by the flow from Block 105 to Block 130 and from Block 110 to Block 150 , or, optionally, they may be generated from a high frequency clock signal at Block 115 .
- the high frequency clock signal 115 is divided by two divisors, such as by M in Block 120 and by N in Block 125 , to generate the first and second lower frequency dual clock signals at Blocks 130 , 150 , that are coherent with respect to one another, thereby making them easier to recover later by the receiver.
- Modulated Clock A and Modulated Block B are presented to respective mixers at Blocks 135 , 155 , to generate modulated clock signals, named Modulated Clock A and Modulated Block B, respectively, at Blocks 145 , 160 as shown.
- Mixers at Blocks 135 , 155 frequency modulate (FM) Clock A and Clock B to cause them to sweep in the frequency spectrum of operation in opposite directions with respect to one another; i.e. while one signal is sweeping in an upward frequency direction, the other signal is sweeping in a downward frequency direction.
- the modulated clock signals Modulated Clock A, Modulated Clock B generated at Blocks 145 , 160 do not, therefore, combine since they are linear coherent signals.
- a spread modulation Clock C may be generated at Block 140 .
- the spread modulation Clock C may be a simple sinusoidal signal or a triangle wave that may be optimized depending on the portion of the spectrum to be addressed; for instance, it may be optimized at approximately 120 kHz or 1 MHz. Or, the signal can be optimized by the “Hershey Kiss” pattern known in the industry to have a benefit to reducing the rise in spectral amplitude near the edges of the spread signal.
- the modulation clock signal 255 may be as law as 20 kHz but often does not go lower due to the risk of producing audible effects in some circumstances.
- Both the first and second modulated clock signals at Blocks 145 , 160 are sent to a receiver via a channel, as illustrated at Blocks 165 and 170 .
- the receiver mixes both first and second modulated clock signals to obtain a sum signal and a difference signal.
- the sum signal is given by f(A)+da+f(B) ⁇ db, since Clock B is inverted with respect to Clock A in this particular example. Or, in the event that Clock A and Clock B are not inverted, the sum may be given simply as f(A)+da+f(B).
- This sum signal generated at Block 180 is the stable recovered clock signal output by the receiver at Block 195 and has a frequency that matches that of the original high frequency clock signal at Block 115 .
- This difference signal may be filtered out by the receiver at Block 190 as shown.
- FIG. 3 is a frequency/spectral diagram that illustrates the relationships between the clock, sum and difference signals.
- Block diagram 200 illustrates an apparatus that provides for generation and recovery of a stable clock signal having harmonic emission suppressions using dual spread spectrum clock signals.
- High frequency clock 205 (it may also be referred to as a main clock) is provided to Blocks 210 and 230 .
- the first and second lower frequency dual clock signals may be derived from the main high frequency clock 205 , such as by dividers, or indirectly; this is reflected in the functionality associated with Blocks 210 , 230 .
- These first and second lower frequency dual clock signals 215 , 235 have respective frequencies that are less than a frequency of the high frequency clock signal 205 .
- first and second lower frequency dual clock signals 215 and 235 are presented to modulators 220 and 240 , respectively, to generate first and second modulated clock signals 225 , 245 , respectively.
- Modulators 220 , 240 may be mixers that frequency modulate (FM) the signals in order to cause them to sweep the frequency spectrum of operation in opposing directions with respect to one another.
- First and second modulated clock signals 225 , 245 will not combine since they are linear, coherent signals derived from main frequency clock 205 in this manner.
- These signals 225 , 245 may further be inverse with respect to each other, in indicated by inverter 250 .
- modulators 220 and 240 work together to generate a spread modulation Clock C, shown as signal 255 .
- the spread modulation Clock C may be a simple sinusoidal signal or a triangle wave that may be optimized depending on the portion of the spectrum to be addressed; for instance, it may be optimized at approximately 120 kHz or 1 MHz. Or, the signal can be optimized by the “Hershey Kiss” pattern known in the industry to have a benefit to reducing the rise in spectral amplitude near the edges of the spread signal.
- the modulation clock signal 255 may be as law as 20 kHz but often does not go lower due to the risk of producing audible effects in some circumstances.
- the first and second modulated clock signals 225 , 245 may be combined 260 into a single net or channel 265 for communication to the receiver 270 .
- the signal may be filtered to keep the mixed output 290 from coupling back onto the channel 265 ; the filter 275 may be a low pass filter.
- the filtered first and second modulated signals are then mixed by mixer 280 to generate a sum signal and a difference signal from the first and second modulated clock signals.
- Mixer 280 need only be a simple non-linear device, such as a diode, to produce the sum and difference signals.
- the difference signal is then filtered out by filter 285 , which may be a bandpass or high-pass filter, leaving the recovered clock signal 290 that is output from the receiver.
- channel 265 need only have the bandwidth necessary to accommodate the two modulated clock signals 225 , 245 that are spread spectrum, i.e. separated in frequency. Channel 265 does not need to have the bandwidth that would be necessary to accommodate the final derived, recovered and stable clock 290 .
Abstract
A method and apparatus provides for the generation and recovery of a stable clock signal having harmonic emission suppressions using dual spread spectrum clock signals. The transmission frequencies of non-mixed, spread spectrum lower frequency clock signals may be varied and, upon receipt of these non-mixed signals, they are mixed into sum and difference signals. The sum signal thus generated is representative of the desired clock signal to be recovered. Such conditioning of the non-mixed signals need only occur within the receiver, thereby allow the channel that transmits the non-mixed lower frequency clock signals to the receiver to be lower bandwidth than would be required to carry the final, recovered, and higher frequency clock signal produced by the receiver.
Description
- This application is a continuation of co-pending U.S. patent application Ser. No. 12/111,572, filed Apr. 29, 2008, the entire disclosure of which is hereby incorporated herein by reference and to which the instant application claims priority.
- The present invention relates to clock generation in general, and, in particular, to a method and apparatus for generating recovered clock signals with harmonic emission suppression.
- Many electronic devices employ processors and/or other digital circuits that require clock signals for synchronization. Clock signals may be generated by a free-running oscillator driven by a crystal, an LC-tuned circuit, or an external clock source. Parameters of such clock signals may include maximum and minimum allowable clock frequencies, tolerances at high and low voltage levels, maximum rise and fall times on waveform edges, pulse-width tolerance for a non-square wave, and the timing relationship between clock phases if two-clock phase signals are needed.
- High-speed electronic circuits are particularly susceptible to generating and radiating electromagnetic interference (EMI). Accordingly, many regulatory agencies, such as the Federal Communication Commission (FCC) and the Comite International Special Des Perturbations Radioelectriques (CISPR), have established maximum allowable EMI emission standards for electronic equipments, and promulgate guidelines concerning measurement equipment and techniques for determining EMI compliance.
- The spectral components of the EMI emissions typically have peak amplitudes at harmonics of the fundamental frequency of a clock circuit. In order to comply with the above-mentioned governmental limits on EMI emissions, costly suppression measures or extensive shielding may need to be utilized. Other approaches for reducing EMI emissions include careful routing of signal traces on printed circuit boards to minimize loops and other potentially radiating structures. However, EMI emissions are made worse at higher clock speeds. Consequently, it would be desirable to provide an improved method and apparatus for generating high-speed clock signals having relatively low EMI emissions.
- In accordance with embodiments consistent with the present invention, a method and apparatus provides for the generation and recovery of a stable clock signal having harmonic emission suppressions using a dual spread spectrum clock signals. The method comprises: generating first and second lower frequency dual clock signals from a high frequency clock signal, wherein said first and second lower frequency dual clock signals have respective frequencies that are less than a frequency of the high frequency clock signal; frequency modulating said first and second lower frequency dual clock signals to generate first and second modulated clock signals that sweep in opposing directions with respect to one another in a spectrum of operation; a receiver receiving said first and second modulated clock signals; the receiver generating a sum signal and a difference signal from said first and second modulated clock signals; the receiver filtering out the difference signal; and outputting the sum signal as a stable recovered clock signal of the receiver, said stable recovered clock signal having the frequency of the high frequency clock signal.
- The features of the invention believed to be novel are set forth with particularity in the appended claims. The invention itself however, both as to organization and method of operation, together with objects and advantages thereof, may be best understood by reference to the following detailed description of the invention, which describes certain exemplary embodiments of the invention, taken in conjunction with the accompanying drawings in which:
-
FIG. 1 is a flowchart that illustrates an exemplary flow for recovery of a stable clock signal using dual clock spread spectrum signals, in accordance with various embodiments disclosed herein. -
FIG. 2 is a block diagram that illustrates an apparatus that supports recovery of a stable clock signal using dual clock spread spectrum signals, in accordance with various embodiments disclosed herein. -
FIG. 3 is a frequency or spectral diagram that illustrates the relationships between the clock, sum and difference signals, in accordance with various embodiments disclosed herein. - In accordance with embodiments consistent with the present invention, a method and apparatus provides for the generation and recovery of a stable clock signal having harmonic emission suppressions using dual spread spectrum clock signals. The transmission frequencies of non-mixed, spread spectrum lower frequency clock signals may be varied and, upon receipt of these non-mixed signals, they are mixed into sum and difference signals. The sum signal thus generated is representative of the desired clock signal to be recovered. Such conditioning of the non-mixed signals need only occur within the receiver, thereby allow the channel that transmits the non-mixed lower frequency clock signals to the receiver to be lower bandwidth than would be required to carry the final, recovered, and higher frequency clock signal produced by the receiver.
- Referring now to the drawings, in
FIG. 1 , aflowchart 100 illustrates a method for generation and recovery of a stable clock signal using dual spread spectrum clock signals. First, first and second lower frequency dual clock signals, named Clock A and Clock B, are provided atBlocks Blocks Block 115 to be recovered by a receiver (shown inFIG. 2 ). As shown in the figure, the lower frequency clock signals atBlocks Block 105 toBlock 130 and fromBlock 110 toBlock 150, or, optionally, they may be generated from a high frequency clock signal atBlock 115. In the later case, the highfrequency clock signal 115 is divided by two divisors, such as by M inBlock 120 and by N inBlock 125, to generate the first and second lower frequency dual clock signals atBlocks Blocks Blocks Blocks Blocks - Moreover, a spread modulation Clock C may be generated at
Block 140. The spread modulation Clock C may be a simple sinusoidal signal or a triangle wave that may be optimized depending on the portion of the spectrum to be addressed; for instance, it may be optimized at approximately 120 kHz or 1 MHz. Or, the signal can be optimized by the “Hershey Kiss” pattern known in the industry to have a benefit to reducing the rise in spectral amplitude near the edges of the spread signal. Themodulation clock signal 255 may be as law as 20 kHz but often does not go lower due to the risk of producing audible effects in some circumstances. - Both the first and second modulated clock signals at
Blocks Blocks Block 175, the receiver mixes both first and second modulated clock signals to obtain a sum signal and a difference signal.AT Block 180, the sum signal is given by f(A)+da+f(B)−db, since Clock B is inverted with respect to Clock A in this particular example. Or, in the event that Clock A and Clock B are not inverted, the sum may be given simply as f(A)+da+f(B). This sum signal generated atBlock 180 is the stable recovered clock signal output by the receiver atBlock 195 and has a frequency that matches that of the original high frequency clock signal atBlock 115. AtBlock 185, the difference signal is given by f(A)−f(B) and 3da, since da=db. This difference signal may be filtered out by the receiver atBlock 190 as shown.FIG. 3 is a frequency/spectral diagram that illustrates the relationships between the clock, sum and difference signals. - Referring now to
FIG. 2 , Block diagram 200 illustrates an apparatus that provides for generation and recovery of a stable clock signal having harmonic emission suppressions using dual spread spectrum clock signals. High frequency clock 205 (it may also be referred to as a main clock) is provided toBlocks high frequency clock 205, such as by dividers, or indirectly; this is reflected in the functionality associated withBlocks dual clock signals frequency clock signal 205. - At any rate, first and second lower frequency
dual clock signals modulators clock signals Modulators clock signals main frequency clock 205 in this manner. These signals 225, 245, may further be inverse with respect to each other, in indicated byinverter 250. Also,modulators signal 255. As previously mentioned, the spread modulation Clock C may be a simple sinusoidal signal or a triangle wave that may be optimized depending on the portion of the spectrum to be addressed; for instance, it may be optimized at approximately 120 kHz or 1 MHz. Or, the signal can be optimized by the “Hershey Kiss” pattern known in the industry to have a benefit to reducing the rise in spectral amplitude near the edges of the spread signal. Themodulation clock signal 255 may be as law as 20 kHz but often does not go lower due to the risk of producing audible effects in some circumstances. - The first and second modulated
clock signals channel 265 for communication to thereceiver 270. Upon the combinedsignal 260 representative of the first and second modulated clock signals being received by thereceiver 270, the signal may be filtered to keep themixed output 290 from coupling back onto thechannel 265; thefilter 275 may be a low pass filter. The filtered first and second modulated signals are then mixed bymixer 280 to generate a sum signal and a difference signal from the first and second modulated clock signals.Mixer 280 need only be a simple non-linear device, such as a diode, to produce the sum and difference signals. The difference signal is then filtered out byfilter 285, which may be a bandpass or high-pass filter, leaving the recoveredclock signal 290 that is output from the receiver. - It is noted that
channel 265 need only have the bandwidth necessary to accommodate the two modulated clock signals 225, 245 that are spread spectrum, i.e. separated in frequency.Channel 265 does not need to have the bandwidth that would be necessary to accommodate the final derived, recovered andstable clock 290. - In the foregoing specification, specific embodiments of the present invention have been described. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention. The benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential features or elements of any or all the claims. The invention is defined solely by the appended claims including any amendments made during the pendency of this application and all equivalents of those claims as issued.
Claims (1)
1. A structure for generation and recovery of a stable clock signal having harmonic emission suppressions using dual spread spectrum clock signals, comprising:
first and second modulator elements that frequency modulate first and second lower frequency dual clock signals, respectively, to generate first and second modulated clock signals, respectively, that sweep in opposing directions with respect to one another in a spectrum of operation, wherein said first and second lower frequency dual clock signals are generated from a high frequency clock signal and have respective frequencies that are less than a frequency of the high frequency clock signal; and
first and second modulator elements that frequency modulate first and second lower frequency dual clock signals, respectively, to generate first and second modulated clock signals, respectively, that sweep in opposing directions with respect to one another in a spectrum of operation, wherein said first and second lower frequency dual clock signals are generated from a high frequency clock signal and have respective frequencies that are less than a frequency of the high frequency clock signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/361,222 US20090268858A1 (en) | 2008-04-29 | 2009-01-28 | Dual clock spread for low clock emissions with recovery |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/111,572 US7496166B1 (en) | 2008-04-29 | 2008-04-29 | Dual clock spread for low clock emissions with recovery |
US12/361,222 US20090268858A1 (en) | 2008-04-29 | 2009-01-28 | Dual clock spread for low clock emissions with recovery |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/111,572 Continuation US7496166B1 (en) | 2008-04-29 | 2008-04-29 | Dual clock spread for low clock emissions with recovery |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090268858A1 true US20090268858A1 (en) | 2009-10-29 |
Family
ID=40364658
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/111,572 Expired - Fee Related US7496166B1 (en) | 2008-04-29 | 2008-04-29 | Dual clock spread for low clock emissions with recovery |
US12/361,222 Abandoned US20090268858A1 (en) | 2008-04-29 | 2009-01-28 | Dual clock spread for low clock emissions with recovery |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/111,572 Expired - Fee Related US7496166B1 (en) | 2008-04-29 | 2008-04-29 | Dual clock spread for low clock emissions with recovery |
Country Status (1)
Country | Link |
---|---|
US (2) | US7496166B1 (en) |
Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4849998A (en) * | 1988-06-03 | 1989-07-18 | Communications Satellite Corporation | Rate synchronized symbol timing recovery for variable rate data transmission systems |
US5136649A (en) * | 1989-05-25 | 1992-08-04 | Tsutomu Ishikawa | Fm stereophonic receiver |
US5329546A (en) * | 1992-11-27 | 1994-07-12 | Samsung Electronics Co., Ltd. | Clock recovery stabilization method and circuit in a receiver of a code division multiple access/direct sequence (CDMA/DS) system |
US5574756A (en) * | 1994-05-25 | 1996-11-12 | Samsung Electronics Co., Ltd. | Method for generating digital communication system clock signals & circuitry for performing that method |
US5673133A (en) * | 1995-04-14 | 1997-09-30 | Nippon Telegraph And Telephone Corporation | Phase synchronization system |
US5751703A (en) * | 1995-05-11 | 1998-05-12 | Kokusai Denshin Denwa Co., Ltd. | Energy dispersal method for TDMA carrier |
US5943382A (en) * | 1996-08-21 | 1999-08-24 | Neomagic Corp. | Dual-loop spread-spectrum clock generator with master PLL and slave voltage-modulation-locked loop |
US6127884A (en) * | 1999-05-24 | 2000-10-03 | Philips Electronics North America Corp. | Differentiate and multiply based timing recovery in a quadrature demodulator |
US6141132A (en) * | 1999-02-02 | 2000-10-31 | Silkroad, Inc. | Method of modulating a coherent light source with an electronic digital data stream |
US6160838A (en) * | 1996-12-13 | 2000-12-12 | Uniden Corporation | Spread spectrum transmitter, spread spectrum receiver and spread spectrum communication method and automatic gain control circuit for spread spectrum receiver |
US6263011B1 (en) * | 1997-11-18 | 2001-07-17 | Samsung Electronics Co., Ltd. | Receiver for spread spectrum communication system capable of shortening acquisition time |
US20020126785A1 (en) * | 1999-12-31 | 2002-09-12 | Santo Maggio | Method for recovering a clock signal in a telecommunications system and circuit thereof |
US20030081653A1 (en) * | 2001-10-26 | 2003-05-01 | Hardin Keith Bryan | Method and apparatus for providing multiple spread spectrum clock generator circuits with overlapping output frequencies |
US6617932B2 (en) * | 2001-08-27 | 2003-09-09 | Axe, Inc. | System and method for wide dynamic range clock recovery |
US6648043B1 (en) * | 1999-11-26 | 2003-11-18 | Brown Machine, Llc. | Thermoformer for forming and heat bonding a thermoplastic sheet to a substrate |
US7042930B2 (en) * | 2002-06-06 | 2006-05-09 | The Aerospace Corporation | Spread spectrum bit boundary correlation search acquisition system |
US7057437B2 (en) * | 2004-09-24 | 2006-06-06 | Au Optronics Corp. | Method for reducing electromagnetic interference in a clock generating circuit |
US20060252751A1 (en) * | 2002-11-27 | 2006-11-09 | Chu-Biao Xue | 3-Aminopyrrolidine derivaties as modulators of chemokine receptors |
US20070036257A1 (en) * | 2005-08-11 | 2007-02-15 | Wei Hu | Apparatus and method for clock data recovery with low lock frequency |
US20080043819A1 (en) * | 2006-08-15 | 2008-02-21 | Analog Devices, Inc. | Spread spectrum communication and synchronization |
US7409023B2 (en) * | 2001-05-16 | 2008-08-05 | Lexmark International, Inc | Method and apparatus for effecting synchronous pulse generation for use in serial communications |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6154508A (en) | 1998-03-23 | 2000-11-28 | Vlsi Technology, Inc. | Method and system for rapidly achieving synchronization between digital communications systems |
US7295048B2 (en) | 2005-09-22 | 2007-11-13 | International Business Machines Corporation | Method and apparatus for generating spread spectrum clock signals having harmonic emission suppressions |
-
2008
- 2008-04-29 US US12/111,572 patent/US7496166B1/en not_active Expired - Fee Related
-
2009
- 2009-01-28 US US12/361,222 patent/US20090268858A1/en not_active Abandoned
Patent Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4849998A (en) * | 1988-06-03 | 1989-07-18 | Communications Satellite Corporation | Rate synchronized symbol timing recovery for variable rate data transmission systems |
US5136649A (en) * | 1989-05-25 | 1992-08-04 | Tsutomu Ishikawa | Fm stereophonic receiver |
US5329546A (en) * | 1992-11-27 | 1994-07-12 | Samsung Electronics Co., Ltd. | Clock recovery stabilization method and circuit in a receiver of a code division multiple access/direct sequence (CDMA/DS) system |
US5574756A (en) * | 1994-05-25 | 1996-11-12 | Samsung Electronics Co., Ltd. | Method for generating digital communication system clock signals & circuitry for performing that method |
US5673133A (en) * | 1995-04-14 | 1997-09-30 | Nippon Telegraph And Telephone Corporation | Phase synchronization system |
US5751703A (en) * | 1995-05-11 | 1998-05-12 | Kokusai Denshin Denwa Co., Ltd. | Energy dispersal method for TDMA carrier |
US5943382A (en) * | 1996-08-21 | 1999-08-24 | Neomagic Corp. | Dual-loop spread-spectrum clock generator with master PLL and slave voltage-modulation-locked loop |
US6160838A (en) * | 1996-12-13 | 2000-12-12 | Uniden Corporation | Spread spectrum transmitter, spread spectrum receiver and spread spectrum communication method and automatic gain control circuit for spread spectrum receiver |
US6263011B1 (en) * | 1997-11-18 | 2001-07-17 | Samsung Electronics Co., Ltd. | Receiver for spread spectrum communication system capable of shortening acquisition time |
US6141132A (en) * | 1999-02-02 | 2000-10-31 | Silkroad, Inc. | Method of modulating a coherent light source with an electronic digital data stream |
US6127884A (en) * | 1999-05-24 | 2000-10-03 | Philips Electronics North America Corp. | Differentiate and multiply based timing recovery in a quadrature demodulator |
US6648043B1 (en) * | 1999-11-26 | 2003-11-18 | Brown Machine, Llc. | Thermoformer for forming and heat bonding a thermoplastic sheet to a substrate |
US20020126785A1 (en) * | 1999-12-31 | 2002-09-12 | Santo Maggio | Method for recovering a clock signal in a telecommunications system and circuit thereof |
US7409023B2 (en) * | 2001-05-16 | 2008-08-05 | Lexmark International, Inc | Method and apparatus for effecting synchronous pulse generation for use in serial communications |
US6617932B2 (en) * | 2001-08-27 | 2003-09-09 | Axe, Inc. | System and method for wide dynamic range clock recovery |
US20030081653A1 (en) * | 2001-10-26 | 2003-05-01 | Hardin Keith Bryan | Method and apparatus for providing multiple spread spectrum clock generator circuits with overlapping output frequencies |
US7042930B2 (en) * | 2002-06-06 | 2006-05-09 | The Aerospace Corporation | Spread spectrum bit boundary correlation search acquisition system |
US20060252751A1 (en) * | 2002-11-27 | 2006-11-09 | Chu-Biao Xue | 3-Aminopyrrolidine derivaties as modulators of chemokine receptors |
US7057437B2 (en) * | 2004-09-24 | 2006-06-06 | Au Optronics Corp. | Method for reducing electromagnetic interference in a clock generating circuit |
US20070036257A1 (en) * | 2005-08-11 | 2007-02-15 | Wei Hu | Apparatus and method for clock data recovery with low lock frequency |
US20080043819A1 (en) * | 2006-08-15 | 2008-02-21 | Analog Devices, Inc. | Spread spectrum communication and synchronization |
Also Published As
Publication number | Publication date |
---|---|
US7496166B1 (en) | 2009-02-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5909472A (en) | Digital circuit clocking using a dual side band suppressed carrier clock modulated signal | |
US7590163B1 (en) | Spread spectrum clock generation | |
EP0655829B1 (en) | Spread spectrum clock generator and associated method | |
KR100374083B1 (en) | Method and apparatus for reducing electromagnetic interference noise emitted from flat panel display systems | |
US7508278B2 (en) | Asymmetry triangular frequency modulation profiles for spread spectrum clock generations | |
CN102088210B (en) | Power transfer device and method | |
RU193698U1 (en) | NOISE SIGNAL SHAPER | |
WO2011101305A1 (en) | Down-conversion using square wave local oscillator signals | |
KR100357673B1 (en) | How to reduce interference from oscillators in electronics | |
US7295048B2 (en) | Method and apparatus for generating spread spectrum clock signals having harmonic emission suppressions | |
JP2000089179A (en) | Method for generating zero reset signal and apparatus therefor | |
US7496166B1 (en) | Dual clock spread for low clock emissions with recovery | |
CN211239828U (en) | X-waveband 10Hz stepping low-stray-frequency source | |
KR101437404B1 (en) | Apparatus and Method for frequency synthesizer | |
CN202395753U (en) | 100MHz-850MHz broadband excitation signal source | |
JP3666648B2 (en) | Clock frequency modulation circuit and electronic apparatus equipped with the modulation circuit | |
CN107171677B (en) | Digital radio transmitter | |
RU197903U1 (en) | NOISE SIGNAL SHAPER | |
JP2006340333A (en) | Method and apparatus for generating spread spectrum clock | |
JPH03265014A (en) | Computer system | |
US20040174192A1 (en) | Method and apparatus for reconfigurable frequency generation | |
JP2002246900A (en) | Clock signal circuit and electronic equipment mounted equipment mounted with the same circuit | |
JP2001282378A (en) | Higher harmonic spread spectrum circuit of clock frequency | |
JPS63164543A (en) | Pulsed fm optical transmission equipment | |
JP2003084857A (en) | Clock signal transmitting method, clock signal transmitting and receiving device, and image display applied apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |