US20090152621A1 - Nonvolatile charge trap memory device having a high dielectric constant blocking region - Google Patents
Nonvolatile charge trap memory device having a high dielectric constant blocking region Download PDFInfo
- Publication number
- US20090152621A1 US20090152621A1 US12/030,644 US3064408A US2009152621A1 US 20090152621 A1 US20090152621 A1 US 20090152621A1 US 3064408 A US3064408 A US 3064408A US 2009152621 A1 US2009152621 A1 US 2009152621A1
- Authority
- US
- United States
- Prior art keywords
- layer
- dielectric
- region
- dielectric layer
- charge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000000903 blocking effect Effects 0.000 title claims abstract description 138
- 239000000758 substrate Substances 0.000 claims abstract description 51
- 239000000463 material Substances 0.000 claims description 55
- 238000000034 method Methods 0.000 claims description 23
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 22
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 18
- 238000000151 deposition Methods 0.000 claims description 18
- 229910052710 silicon Inorganic materials 0.000 claims description 18
- 239000010703 silicon Substances 0.000 claims description 18
- 229910052735 hafnium Inorganic materials 0.000 claims description 13
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 claims description 13
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 claims description 12
- 235000012239 silicon dioxide Nutrition 0.000 claims description 12
- 239000000377 silicon dioxide Substances 0.000 claims description 10
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 9
- 230000004888 barrier function Effects 0.000 claims description 9
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 9
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 claims description 6
- 229910000449 hafnium oxide Inorganic materials 0.000 claims description 6
- KQHQLIAOAVMAOW-UHFFFAOYSA-N hafnium(4+) oxygen(2-) zirconium(4+) Chemical compound [O--].[O--].[O--].[O--].[Zr+4].[Hf+4] KQHQLIAOAVMAOW-UHFFFAOYSA-N 0.000 claims description 6
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 claims description 6
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 6
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 claims description 6
- 229910001928 zirconium oxide Inorganic materials 0.000 claims description 6
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 claims description 6
- 230000001590 oxidative effect Effects 0.000 claims description 5
- 238000004519 manufacturing process Methods 0.000 claims description 2
- 238000000059 patterning Methods 0.000 claims description 2
- 239000004065 semiconductor Substances 0.000 description 31
- 230000015572 biosynthetic process Effects 0.000 description 15
- 230000008569 process Effects 0.000 description 14
- 230000006870 function Effects 0.000 description 9
- 230000015654 memory Effects 0.000 description 7
- 239000002019 doping agent Substances 0.000 description 6
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 5
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 150000001875 compounds Chemical class 0.000 description 5
- 239000013078 crystal Substances 0.000 description 5
- 239000007789 gas Substances 0.000 description 5
- 229910052732 germanium Inorganic materials 0.000 description 5
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 5
- 239000012535 impurity Substances 0.000 description 5
- GQPLMRYTRLFLPF-UHFFFAOYSA-N Nitrous Oxide Chemical compound [O-][N+]#N GQPLMRYTRLFLPF-UHFFFAOYSA-N 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 150000004767 nitrides Chemical class 0.000 description 4
- 125000006850 spacer group Chemical group 0.000 description 4
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 239000001301 oxygen Substances 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 230000004044 response Effects 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 239000001272 nitrous oxide Substances 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 239000010453 quartz Substances 0.000 description 2
- TXEYQDLBPFQVAA-UHFFFAOYSA-N tetrafluoromethane Chemical compound FC(F)(F)F TXEYQDLBPFQVAA-UHFFFAOYSA-N 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- KZBUYRJDOAKODT-UHFFFAOYSA-N Chlorine Chemical compound ClCl KZBUYRJDOAKODT-UHFFFAOYSA-N 0.000 description 1
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 1
- CPELXLSAUQHCOX-UHFFFAOYSA-N Hydrogen bromide Chemical compound Br CPELXLSAUQHCOX-UHFFFAOYSA-N 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 238000000231 atomic layer deposition Methods 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 210000000746 body region Anatomy 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- -1 but not limited to Substances 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 239000000460 chlorine Substances 0.000 description 1
- 229910052801 chlorine Inorganic materials 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- BUMGIEFFCMBQDG-UHFFFAOYSA-N dichlorosilicon Chemical compound Cl[Si]Cl BUMGIEFFCMBQDG-UHFFFAOYSA-N 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 150000001247 metal acetylides Chemical class 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 238000005240 physical vapour deposition Methods 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 238000005389 semiconductor device fabrication Methods 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66833—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
Definitions
- the invention is in the field of Semiconductor Devices.
- Non-volatile semiconductor memories typically use stacked floating gate type field-effect-transistors. In such transistors, electrons are injected into a floating gate of a memory cell to be programmed by biasing a control gate and grounding a body region of a substrate on which the memory cell is formed.
- An oxide-nitride-oxide (ONO) stack is used as either a charge storing layer, as in a semiconductor-oxide-nitride-oxide-semiconductor (SONOS) transistor, or as an isolation layer between the floating gate and control gate, as in a split gate flash transistor.
- FIG. 1 illustrates a cross-sectional view of a conventional nonvolatile charge trap memory device.
- semiconductor device 100 includes a SONOS gate stack 104 including a conventional ONO portion 106 formed over a silicon substrate 102 .
- Semiconductor device 100 further includes source and drain regions 110 on either side of SONOS gate stack 104 to define a channel region 112 .
- SONOS gate stack 104 includes a poly-silicon gate layer 108 formed above and in contact with ONO portion 106 .
- Poly-silicon gate layer 108 is electrically isolated from silicon substrate 102 by ONO portion 106 .
- ONO portion 106 typically includes a tunnel oxide layer 106 A, a nitride or oxy-nitride charge-trapping layer 106 B, and a top oxide layer 106 C overlying nitride or oxy-nitride layer 106 B.
- FIG. 2 is a plot 200 of Threshold Voltage (V) as a function of Pulse Width (s) in erase mode for a conventional nonvolatile charge trap memory device.
- line 202 is a measure of decreasing threshold voltage (in Volts) as a function of time (in seconds) in response to an erase-mode voltage being applied to a gate electrode in a conventional SONOS transistor.
- the ability of the erase mode to decrease the threshold voltage of the gate electrode saturates with time, restricting an erase event to a relatively shallow erase of the gate electrode.
- the shallow erase limits the differential between erase and program modes for a SONOS-transistor and thus limits the performance of such a device.
- FIG. 1 illustrates a cross-sectional view of a conventional nonvolatile charge trap memory device.
- FIG. 2 is a plot of Threshold Voltage (V) as a function of Pulse Width (s) in erase mode for a conventional nonvolatile charge trap memory device.
- FIG. 3 is a plot of Threshold Voltage (V) as a function of Pulse Width (s) in erase mode for a nonvolatile charge trap memory device having a high dielectric constant blocking region, in accordance with an embodiment of the present invention.
- FIG. 4 is a plot of Charging Current (A/cm 2 ) as a function of Gate Voltage (V) for four different nonvolatile charge trap memory devices, in accordance with an embodiment of the present invention.
- FIG. 5 illustrates a cross-sectional view of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention.
- FIG. 6 illustrates a cross-sectional view of a nonvolatile charge trap memory device having a graded high dielectric constant blocking layer, in accordance with an embodiment of the present invention.
- FIG. 7A illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention.
- FIG. 7B illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention.
- FIG. 7C illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention.
- FIG. 7D illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention.
- FIG. 7E illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention.
- FIG. 7F illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention.
- FIG. 7G illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention.
- FIG. 7H illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention.
- FIG. 7I illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention.
- FIG. 8A illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a graded high dielectric constant blocking layer, in accordance with an embodiment of the present invention.
- FIG. 8B illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a graded high dielectric constant blocking layer, in accordance with an embodiment of the present invention.
- FIG. 8C illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a graded high dielectric constant blocking layer, in accordance with an embodiment of the present invention.
- a nonvolatile charge trap memory device and a method to form the same is described herein.
- numerous specific details are set forth, such as specific dimensions, in order to provide a thorough understanding of the present invention. It will be apparent to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known processing steps, such as patterning steps or wet chemical cleans, are not described in detail in order to not unnecessarily obscure the present invention. Furthermore, it is to be understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.
- the device may include a substrate having a channel region and a pair of source and drain regions.
- a gate stack may be formed above the substrate over the channel region and between the pair of source and drain regions.
- the gate stack includes a high dielectric constant blocking region.
- the high dielectric constant blocking region is a bi-layer blocking dielectric region having a first dielectric layer disposed directly above a charge-trapping layer and a second dielectric layer disposed directly above the first dielectric layer and directly below a gate layer. The dielectric constant of the first dielectric layer is lower than the dielectric constant of the second dielectric layer.
- the high dielectric constant blocking region is a graded blocking dielectric layer disposed directly above a charge-trapping layer and directly below a gate layer.
- the dielectric constant of the graded blocking dielectric layer has a low-to-high gradient in the direction from the charge-trapping layer to the gate layer.
- FIG. 3 is a plot 300 of Threshold Voltage (V) as a function of Pulse Width (s) in erase mode for a nonvolatile charge trap memory device having a high dielectric constant blocking region.
- line 302 is a measure of decreasing threshold voltage (in Volts) as a function of time (in seconds) in response to an erase-mode voltage being applied to a gate electrode in a nonvolatile charge trap memory transistor.
- the ability of the erase mode to decrease the threshold voltage of the gate electrode does not substantially saturate with time, allowing for a relatively deep erase of the gate electrode.
- the deep erase enables a greater differential between erase and program modes for a nonvolatile charge trap memory transistor.
- FIG. 4 is a plot 400 of Charging Current (A/cm 2 ) as a function of Gate Voltage (V) for four different nonvolatile charge trap memory devices.
- lines 402 , 404 , 406 and 408 are measures of increasing charging current (“back-streaming” in Amperes per square centimeter) as a function of gate voltage (in Volts) in response to an erase-mode voltage being applied to gate electrodes in a series of four nonvolatile charge trap memory transistors, respectively.
- Lines 402 , 404 , 406 and 408 represent data obtained from nonvolatile charge trap memory transistors having progressively physically thicker blocking dielectric layers, respectively, but all having approximately the same equivalent oxide thickness (EOT), i.e. the same electrical thickness.
- EOT equivalent oxide thickness
- the amount of gate voltage required to produce a significant back-streaming event increases with increasing physical thickness of the blocking dielectric layer, as depicted in FIG. 4 .
- the higher the dielectric constant of the blocking dielectric layer the less back-streaming observed at a given voltage and at a given electrical thickness.
- the reduction in back-streaming may enable a greater program and erase window, improving the performance of a nonvolatile charge trap memory device at a given electrical thickness.
- the same effect may be exploited to scale down the electrical parameters of a nonvolatile charge trap memory device.
- a high dielectric constant blocking region has a smaller EOT than the blocking layer of a conventional memory device.
- a high dielectric constant blocking region has a smaller EOT than the blocking layer of a conventional memory device, and a nonvolatile charge trap memory device incorporating the high dielectric constant blocking region is operated at a lower gate voltage than the gate voltage used for the conventional memory device.
- a nonvolatile charge trap memory device may include a multi-layer blocking dielectric region.
- FIG. 5 illustrates a cross-sectional view of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention.
- semiconductor device 500 includes a gate stack 504 formed over a substrate 502 .
- Semiconductor device 500 further includes source and drain regions 510 in substrate 502 on either side of gate stack 504 , defining a channel region 512 in substrate 502 underneath gate stack 504 .
- Gate stack 504 includes a tunnel dielectric layer 504 A, a charge-trapping layer 504 B, a multi-layer blocking dielectric region 504 C, and a gate layer 504 D.
- gate layer 504 D is electrically isolated from substrate 502 .
- Multi-layer blocking dielectric region 504 C includes a first dielectric layer 506 disposed above charge-trapping layer 504 B and a second dielectric layer 508 disposed above first dielectric layer 506 and below gate layer 504 D.
- a pair of dielectric spacers 514 isolates the sidewalls of gate stack 504 .
- Semiconductor device 500 may be any nonvolatile charge trap memory device.
- semiconductor device 500 is a Flash-type device wherein the charge-trapping layer is a conductor layer or a semiconductor layer.
- semiconductor device 500 is a SONOS-type device wherein the charge-trapping layer is an insulator layer.
- SONOS stands for “Semiconductor-Oxide-Nitride-Oxide-Semiconductor,” where the first “Semiconductor” refers to the channel region material, the first “Oxide” refers to the tunnel dielectric layer, “Nitride” refers to the charge-trapping dielectric layer, the second “Oxide” refers to the blocking dielectric layer and the second “Semiconductor” refers to the gate layer.
- a SONOS-type device is not limited to these specific materials, as described below.
- Substrate 502 and, hence, channel region 512 may be composed of any material suitable for semiconductor device fabrication.
- substrate 502 is a bulk substrate composed of a single crystal of a material which may include, but is not limited to, silicon, germanium, silicon-germanium or a III-V compound semiconductor material.
- substrate 502 includes a bulk layer with a top epitaxial layer.
- the bulk layer is composed of a single crystal of a material which may include, but is not limited to, silicon, germanium, silicon-germanium, a III-V compound semiconductor material and quartz
- the top epitaxial layer is composed of a single crystal layer which may include, but is not limited to, silicon, germanium, silicon-germanium and a III-V compound semiconductor material.
- substrate 502 includes a top epitaxial layer on a middle insulator layer which is above a lower bulk layer.
- the top epitaxial layer is composed of a single crystal layer which may include, but is not limited to, silicon (i.e.
- the insulator layer is composed of a material which may include, but is not limited to, silicon dioxide, silicon nitride and silicon oxy-nitride.
- the lower bulk layer is composed of a single crystal which may include, but is not limited to, silicon, germanium, silicon-germanium, a III-V compound semiconductor material and quartz.
- Substrate 502 and, hence, channel region 512 may include dopant impurity atoms. In a specific embodiment, channel region 512 is doped P-type and, in an alternative embodiment, channel region 512 is doped N-type.
- Source and drain regions 510 in substrate 502 may be any regions having opposite conductivity to channel region 512 .
- source and drain regions 510 are N-type doped regions while channel region 512 is a P-type doped region.
- substrate 502 and, hence, channel region 512 is composed of boron-doped single-crystal silicon having a boron concentration in the range of 1 ⁇ 10 15 -1 ⁇ 10 19 atoms/cm 3 .
- Source and drain regions 510 are composed of phosphorous- or arsenic-doped regions having a concentration of N-type dopants in the range of 5 ⁇ 10 16 -5 ⁇ 10 19 atoms/cm 3 .
- source and drain regions 510 have a depth in substrate 502 in the range of 80-200 nanometers.
- source and drain regions 510 are P-type doped regions while channel region 512 is an N-type doped region.
- Tunnel dielectric layer 504 A may be any material and have any thickness suitable to allow charge carriers to tunnel into the charge-trapping layer under an applied gate bias while maintaining a suitable barrier to leakage when the device is unbiased.
- tunnel dielectric layer 504 A is formed by a thermal oxidation process and is composed of silicon dioxide or silicon oxy-nitride, or a combination thereof.
- tunnel dielectric layer 504 A is formed by chemical vapor deposition or atomic layer deposition and is composed of a dielectric layer which may include, but is not limited to, silicon nitride, aluminum oxide, hafnium oxide, zirconium oxide, hafnium silicate, zirconium silicate, hafnium oxy-nitride, hafnium zirconium oxide and lanthanum oxide.
- tunnel dielectric layer 504 A is a bi-layer dielectric region including a bottom layer of a material such as, but not limited to, silicon dioxide or silicon oxy-nitride and a top layer of a material which may include, but is not limited to, silicon nitride, aluminum oxide, hafnium oxide, zirconium oxide, hafnium silicate, zirconium silicate, hafnium oxy-nitride, hafnium zirconium oxide and lanthanum oxide.
- tunnel dielectric layer 504 A includes a high-K dielectric portion.
- tunnel dielectric layer 504 A has a thickness in the range of 1-10 nanometers.
- Charge-trapping layer may be any material and have any thickness suitable to store charge and, hence, raise the threshold voltage of gate stack 504 .
- charge-trapping layer 504 B is formed by a chemical vapor deposition process and is composed of a dielectric material which may include, but is not limited to, stoichiometric silicon nitride, silicon-rich silicon nitride and silicon oxy-nitride.
- charge-trapping layer 504 B is composed of a bi-layer silicon oxy-nitride region.
- charge-trapping layer 504 B includes an oxygen-rich portion and a silicon-rich portion and is formed by depositing an oxygen-rich oxy-nitride film by a first composition of gases and, subsequently, depositing a silicon-rich oxy-nitride film by a second composition of gases.
- charge-trapping layer 504 B is formed by modifying the flow rate of ammonia (NH 3 ) gas, and introducing nitrous oxide (N 2 O) and dichlorosilane (SiH 2 Cl 2 ) to provide the desired gas ratios to yield first an oxygen-rich oxy-nitride film and then a silicon-rich oxy-nitride film.
- charge-trapping layer 504 B has a thickness in the range of 5-10 nanometers.
- charge-trapping layer 504 B has a graded composition.
- Multi-layer blocking dielectric region 504 C may be composed of any material and have any thickness suitable to maintain a barrier to charge leakage without significantly decreasing the capacitance of gate stack 504 .
- multi-layer blocking dielectric region 504 C is a bi-layer blocking dielectric region having a first dielectric layer 506 disposed directly above charge-trapping layer 504 B and having a second dielectric layer 508 disposed directly above first dielectric layer 506 and directly below gate layer 504 D.
- first dielectric layer 506 has a large barrier height while second dielectric layer 508 has a high dielectric constant.
- the barrier height of first dielectric layer 506 is at least approximately 2 electron Volts (eV).
- first dielectric layer 506 of bi-layer blocking dielectric region 504 C is composed of silicon dioxide and second dielectric layer 508 is composed of silicon nitride.
- first dielectric layer 506 of bi-layer blocking dielectric region 504 C is composed of silicon dioxide and second dielectric layer 508 is composed of a material such as, but not limited to, aluminum oxide, hafnium oxide, zirconium oxide, hafnium silicate, zirconium silicate, hafnium oxy-nitride, hafnium zirconium oxide or lanthanum oxide.
- first dielectric layer 506 of bi-layer blocking dielectric region 504 C is composed of a material having a dielectric constant approximately in the range of 3.5-4.5 and second dielectric layer 508 is composed of a material having a dielectric constant above approximately 7.
- multi-layer blocking dielectric region 504 C is formed in part by a chemical vapor deposition process.
- multi-layer blocking dielectric region 504 C is formed from at least two different materials.
- forming multi-layer blocking dielectric region 504 C from at least two different materials includes oxidizing a top portion of charge-trapping layer 504 B and, subsequently, depositing a dielectric layer above the oxidized portion of charge-trapping layer 504 B.
- graded blocking dielectric layer 504 C from at least two different materials includes depositing a first dielectric layer having a first dielectric constant and, subsequently, depositing a second dielectric layer having a second dielectric constant, wherein the second dielectric constant is greater than the first dielectric constant.
- the first dielectric layer has a thickness approximately in the range of 0.5-3 nanometers
- the second dielectric layer has a thickness approximately in the range of 2-5 nanometers
- the first and second dielectric layers are not inter-mixed.
- multi-layer blocking dielectric region 504 C has an abrupt interface between first dielectric layer 506 and second dielectric layer 508 , as depicted in FIG. 5 .
- Gate layer 504 D may be composed of any conductor or semiconductor material suitable for accommodating a bias during operation of a SONOS-type transistor.
- gate layer 504 D is formed by a chemical vapor deposition process and is composed of doped poly-crystalline silicon.
- gate layer 504 D is formed by physical vapor deposition and is composed of a metal-containing material which may include, but is not limited to, metal nitrides, metal carbides, metal silicides, hafnium, zirconium, titanium, tantalum, aluminum, ruthenium, palladium, platinum, cobalt and nickel.
- gate layer 504 D is a high work-function gate layer.
- a nonvolatile charge trap memory device may include a graded blocking dielectric layer.
- FIG. 6 illustrates a cross-sectional view of a nonvolatile charge trap memory device having a graded high dielectric constant blocking layer, in accordance with an embodiment of the present invention.
- semiconductor device 600 includes a gate stack 604 formed over a substrate 602 .
- Semiconductor device 600 further includes source and drain regions 610 in substrate 602 on either side of gate stack 604 , defining a channel region 612 in substrate 602 underneath gate stack 604 .
- Gate stack 604 includes a tunnel dielectric layer 604 A, a charge-trapping layer 604 B, a graded blocking dielectric layer 604 C, and a gate layer 604 D.
- gate layer 604 D is electrically isolated from substrate 602 .
- a pair of dielectric spacers 614 isolates the sidewalls of gate stack 604 .
- Semiconductor device 600 may be any semiconductor device described in association with semiconductor device 500 from FIG. 5 .
- Substrate 602 , source and drain regions 610 and channel region 612 may be composed of any material and dopant impurity atoms described in association with substrate 502 , source and drain regions 510 and channel region 512 , respectively, from FIG. 5 .
- Tunnel dielectric layer 604 A, charge-trapping layer 604 B and gate layer 604 D may be composed of any material described in association with tunnel dielectric layer 504 A, charge-trapping layer 504 B and gate layer 504 D, respectively, from FIG. 5 .
- semiconductor device 600 includes a graded blocking dielectric layer 604 C, as depicted in FIG. 6 .
- graded blocking dielectric layer 604 C is disposed directly above charge-trapping layer 604 B and directly below gate layer 604 D.
- the portion of graded blocking dielectric layer 604 C directly adjacent to charge-trapping layer 604 B has a large barrier height while the portion of graded blocking dielectric layer 604 C directly adjacent to gate layer 604 D has a high dielectric constant.
- the barrier height of the portion of graded blocking dielectric layer 604 C directly adjacent to charge-trapping layer 604 B is at least approximately 2 eV.
- the barrier height of the portion of graded blocking dielectric layer 604 C directly adjacent to charge-trapping layer 604 B is at least approximately 3 eV.
- the dielectric constant of graded blocking dielectric layer 604 C has a low-to-high gradient in the direction from charge-trapping layer 604 B to gate layer 604 D.
- the portion of graded blocking dielectric layer 604 C directly adjacent to charge-trapping layer 604 B is composed substantially of silicon dioxide and the portion of graded blocking dielectric layer 604 C directly adjacent to gate layer 604 D is composed substantially of silicon nitride.
- the portion of graded blocking dielectric layer 604 C directly adjacent to charge-trapping layer 604 B is composed substantially of silicon dioxide and the portion of graded blocking dielectric layer 604 C directly adjacent to gate layer 604 D is composed substantially of a material such as, but not limited to, aluminum oxide, hafnium oxide, zirconium oxide, hafnium silicate, zirconium silicate, hafnium oxy-nitride, hafnium zirconium oxide or lanthanum oxide.
- the portion of graded blocking dielectric layer 604 C directly adjacent to charge-trapping layer 604 B is composed substantially of a material having a dielectric constant approximately in the range of 3.5-4.5 and the portion of graded blocking dielectric layer 604 C directly adjacent to gate layer 604 D is substantially composed of a material having a dielectric constant above approximately 7.
- graded blocking dielectric layer 604 C is formed in part by a chemical vapor deposition process. In one embodiment, graded blocking dielectric layer 604 C is formed from at least two different materials.
- graded blocking dielectric layer 604 C from at least two different materials includes oxidizing a top portion of charge-trapping layer 604 B and, subsequently, depositing a dielectric layer above the oxidized portion of charge-trapping layer 604 B. In another specific embodiment, forming graded blocking dielectric layer 604 C from at least two different materials includes depositing a first dielectric layer having a first dielectric constant and, subsequently, depositing a second dielectric layer having a second dielectric constant, wherein the second dielectric constant is greater than the first dielectric constant.
- the first dielectric layer has a thickness approximately in the range of 0.5-3 nanometers
- the second dielectric layer has a thickness approximately in the range of 2-5 nanometers
- the first and second dielectric layers are then inter-mixed.
- the first and second dielectric layers are inter-mixed upon deposition of the second dielectric layer on the first dielectric layer.
- the first and second dielectric layers are inter-mixed in an anneal process subsequent to the formation of the first and second dielectric layers.
- a nonvolatile charge trap memory device may be fabricated to include a multi-layer blocking dielectric region.
- FIGS. 7A-7I illustrate cross-sectional views representing operations in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention.
- a substrate 702 is provided.
- Substrate 702 may be composed of any material and have any characteristics described in association with substrate 502 from FIG. 5 .
- a tunnel dielectric layer 720 is formed on the top surface of substrate 702 .
- Tunnel dielectric layer 720 may be formed from any material, from any process, and have any thickness described in association with tunnel dielectric layer 504 A from FIG. 5 .
- a charge-trapping 722 is formed on the top surface of tunnel dielectric layer 720 .
- Charge-trapping layer 722 may be formed from any material, from any process, and have any thickness described in association with charge-trapping layer 504 B from FIG. 5 .
- Multi-layer blocking dielectric region 724 is formed on the top surface of charge-trapping layer 722 .
- Multi-layer blocking dielectric region 724 includes a first dielectric layer 726 disposed above charge-trapping layer 722 and a second dielectric layer 728 disposed above first dielectric layer 726 .
- multi-layer blocking dielectric region 724 is a bi-layer blocking dielectric region and includes a first dielectric layer 726 and a second dielectric layer 728 , as depicted in FIG. 7D .
- First dielectric layer 726 and second dielectric layer 728 may be formed by any technique, composed of any materials, and have any thicknesses described in association with first dielectric layer 506 and second dielectric layer 508 , respectively, from FIG. 5 .
- multi-layer blocking dielectric region 724 has an abrupt interface between first dielectric layer 726 and second dielectric layer 728 , as depicted in FIG. 7D .
- multi-layer blocking dielectric region 724 is formed from at least two different materials.
- forming multi-layer blocking dielectric region 724 from at least two different materials includes oxidizing a top portion of charge-trapping layer 722 and, subsequently, depositing a dielectric layer above the oxidized portion of charge-trapping layer 724 .
- forming multi-layer blocking dielectric region 724 from at least two different materials includes depositing a first dielectric layer having a first dielectric constant and, subsequently, depositing a second dielectric layer having a second dielectric constant, wherein the second dielectric constant is greater than the first dielectric constant.
- a gate layer 730 is formed on the top surface of multi-layer blocking dielectric region 724 .
- Gate layer 730 may be formed from any material and from any process described in association with gate layer 504 D from FIG. 5 .
- a gate stack 732 may be formed above substrate 702 .
- gate stack 732 is patterned to form a patterned gate stack 704 above substrate 702 .
- Patterned gate stack 704 includes a patterned tunnel dielectric layer 704 A, a patterned charge-trapping layer 704 B, a patterned multi-layer blocking dielectric region 704 C, and a patterned gate layer 704 D.
- Patterned multi-layer blocking dielectric region 704 C includes a patterned first dielectric layer 706 and a patterned second dielectric layer 708 .
- Gate stack 732 may be patterned to form patterned gate stack 704 by any process suitable to provide substantially vertical sidewalls for gate stack 704 with high selectivity to substrate 702 .
- gate stack 732 is patterned to form patterned gate stack 704 by a lithography and etch process.
- the etch process is an anisotropic etch process utilizing gases such as, but not limited to, carbon tetrafluoride (CF 4 ), 02 , hydrogen bromide (HBr) and chlorine (Cl 2 ).
- Source and drain tip extension regions 750 will ultimately become part of source and drain regions formed subsequently, as described below.
- channel region 712 may be defined, as depicted in FIG. 7G .
- the conductivity type and the concentration of dopant impurity atoms used to form source and drain tip extension regions 750 are substantially the same as those used to form source and drain regions, described below.
- source and drain regions 710 are formed by implanting dopant impurity atoms 760 into the exposed portions of substrate 704 .
- Source and drain regions 710 may have any characteristics as those described in association with source and drain regions 510 from FIG. 5 .
- the profile of source and drain regions 710 is defined by dielectric spacers 714 , patterned gate stack 704 and source and drain tip extension regions 750 , as depicted in FIG. 7I .
- a nonvolatile charge trap memory device is fabricated to include a graded blocking dielectric layer.
- FIGS. 8A-8C illustrate cross-sectional views representing operations in the formation of a nonvolatile charge trap memory device having a graded high dielectric constant blocking layer, in accordance with an embodiment of the present invention.
- a charge-trapping layer 822 and a tunnel dielectric layer 820 formed on the top surface of a substrate 802 , are provided.
- Substrate 802 may be composed of any material and have any characteristics described in association with substrate 602 from FIG. 6 .
- Charge-trapping layer 822 and tunnel dielectric layer 820 may be formed from any material, from any process, and have any thickness described in association with charge-trapping layer 604 B and tunnel dielectric layer 604 A, respectively, from FIG. 6 .
- a graded blocking dielectric layer 824 is formed on the top surface of charge-trapping layer 822 .
- graded blocking dielectric layer 824 is formed directly above charge-trapping layer 822 , as depicted in FIG. 8B .
- graded blocking dielectric layer 824 has a low-to-high gradient in the direction from charge-trapping layer 822 to the top surface of graded blocking dielectric layer 824 .
- Graded blocking dielectric layer 824 may be formed by any technique, composed of any materials, and have any thicknesses described in association with graded blocking dielectric layer 604 C from FIG. 6 .
- graded blocking dielectric layer 824 is formed from at least two different materials. In a specific embodiment, forming graded blocking dielectric layer 824 from at least two different materials includes oxidizing a top portion of charge-trapping layer 822 and, subsequently, depositing a dielectric layer above the oxidized portion of charge-trapping layer 824 .
- graded blocking dielectric layer 824 from at least two different materials includes depositing a first dielectric layer having a first dielectric constant and, subsequently, depositing a second dielectric layer having a second dielectric constant, wherein the second dielectric constant is greater than the first dielectric constant.
- a patterned gate stack 804 is formed over a substrate 802 .
- Source and drain regions 810 are formed on either side of patterned gate stack 804 , defining a channel region 812 .
- Patterned gate stack 804 includes a patterned tunnel dielectric layer 804 A, a patterned charge-trapping layer 704 B, a patterned graded blocking dielectric layer 804 C and a patterned gate layer 804 D.
- nonvolatile charge trap memory devices each include a substrate having a channel region and a pair of source and drain regions.
- a gate stack is above the substrate over the channel region and between the pair of source and drain regions.
- the gate stack includes a high dielectric constant blocking region.
- the high dielectric constant blocking region is a bi-layer blocking dielectric region.
- the high dielectric constant blocking region is a graded blocking dielectric layer.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- This application claims the benefit of U.S. Provisional Application No. 61/007,566, filed Dec. 12, 2007, the entire contents of which are hereby incorporated by reference herein.
- The invention is in the field of Semiconductor Devices.
- For the past several decades, the scaling of features in integrated circuits has been a driving force behind an ever-growing semiconductor industry. Scaling to smaller and smaller features enables increased densities of functional units on the limited real estate of semiconductor chips. For example, shrinking transistor size allows for the incorporation of an increased number of memory devices on a chip, lending to the fabrication of products with increased capacity. The drive for ever-more capacity, however, is not without issue. The necessity to optimize the performance of each device becomes increasingly significant.
- Non-volatile semiconductor memories typically use stacked floating gate type field-effect-transistors. In such transistors, electrons are injected into a floating gate of a memory cell to be programmed by biasing a control gate and grounding a body region of a substrate on which the memory cell is formed. An oxide-nitride-oxide (ONO) stack is used as either a charge storing layer, as in a semiconductor-oxide-nitride-oxide-semiconductor (SONOS) transistor, or as an isolation layer between the floating gate and control gate, as in a split gate flash transistor.
FIG. 1 illustrates a cross-sectional view of a conventional nonvolatile charge trap memory device. - Referring to
FIG. 1 ,semiconductor device 100 includes a SONOSgate stack 104 including aconventional ONO portion 106 formed over asilicon substrate 102.Semiconductor device 100 further includes source anddrain regions 110 on either side of SONOSgate stack 104 to define achannel region 112. SONOSgate stack 104 includes a poly-silicon gate layer 108 formed above and in contact withONO portion 106. Poly-silicon gate layer 108 is electrically isolated fromsilicon substrate 102 byONO portion 106.ONO portion 106 typically includes atunnel oxide layer 106A, a nitride or oxy-nitride charge-trapping layer 106B, and atop oxide layer 106C overlying nitride or oxy-nitride layer 106B. - One problem with conventional SONOS transistors is the limited program and erase window achievable with a
conventional blocking layer 106C, inhibiting optimization ofsemiconductor device 100. For example,FIG. 2 is aplot 200 of Threshold Voltage (V) as a function of Pulse Width (s) in erase mode for a conventional nonvolatile charge trap memory device. Referring toFIG. 2 ,line 202 is a measure of decreasing threshold voltage (in Volts) as a function of time (in seconds) in response to an erase-mode voltage being applied to a gate electrode in a conventional SONOS transistor. As indicated byregion 204 ofline 202, the ability of the erase mode to decrease the threshold voltage of the gate electrode saturates with time, restricting an erase event to a relatively shallow erase of the gate electrode. The shallow erase limits the differential between erase and program modes for a SONOS-transistor and thus limits the performance of such a device. -
FIG. 1 illustrates a cross-sectional view of a conventional nonvolatile charge trap memory device. -
FIG. 2 is a plot of Threshold Voltage (V) as a function of Pulse Width (s) in erase mode for a conventional nonvolatile charge trap memory device. -
FIG. 3 is a plot of Threshold Voltage (V) as a function of Pulse Width (s) in erase mode for a nonvolatile charge trap memory device having a high dielectric constant blocking region, in accordance with an embodiment of the present invention. -
FIG. 4 is a plot of Charging Current (A/cm2) as a function of Gate Voltage (V) for four different nonvolatile charge trap memory devices, in accordance with an embodiment of the present invention. -
FIG. 5 illustrates a cross-sectional view of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention. -
FIG. 6 illustrates a cross-sectional view of a nonvolatile charge trap memory device having a graded high dielectric constant blocking layer, in accordance with an embodiment of the present invention. -
FIG. 7A illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention. -
FIG. 7B illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention. -
FIG. 7C illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention. -
FIG. 7D illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention. -
FIG. 7E illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention. -
FIG. 7F illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention. -
FIG. 7G illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention. -
FIG. 7H illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention. -
FIG. 7I illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention. -
FIG. 8A illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a graded high dielectric constant blocking layer, in accordance with an embodiment of the present invention. -
FIG. 8B illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a graded high dielectric constant blocking layer, in accordance with an embodiment of the present invention. -
FIG. 8C illustrates a cross-sectional view representing an operation in the formation of a nonvolatile charge trap memory device having a graded high dielectric constant blocking layer, in accordance with an embodiment of the present invention. - A nonvolatile charge trap memory device and a method to form the same is described herein. In the following description, numerous specific details are set forth, such as specific dimensions, in order to provide a thorough understanding of the present invention. It will be apparent to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known processing steps, such as patterning steps or wet chemical cleans, are not described in detail in order to not unnecessarily obscure the present invention. Furthermore, it is to be understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.
- Disclosed herein is a nonvolatile charge trap memory device. The device may include a substrate having a channel region and a pair of source and drain regions. A gate stack may be formed above the substrate over the channel region and between the pair of source and drain regions. In an embodiment, the gate stack includes a high dielectric constant blocking region. In one embodiment, the high dielectric constant blocking region is a bi-layer blocking dielectric region having a first dielectric layer disposed directly above a charge-trapping layer and a second dielectric layer disposed directly above the first dielectric layer and directly below a gate layer. The dielectric constant of the first dielectric layer is lower than the dielectric constant of the second dielectric layer. In another embodiment, the high dielectric constant blocking region is a graded blocking dielectric layer disposed directly above a charge-trapping layer and directly below a gate layer. The dielectric constant of the graded blocking dielectric layer has a low-to-high gradient in the direction from the charge-trapping layer to the gate layer.
- A nonvolatile charge trap memory device including a high dielectric constant blocking region may exhibit a relatively large program and erase window, enabling improved performance of such a device. For example, in accordance with an embodiment of the present invention,
FIG. 3 is aplot 300 of Threshold Voltage (V) as a function of Pulse Width (s) in erase mode for a nonvolatile charge trap memory device having a high dielectric constant blocking region. Referring toFIG. 3 ,line 302 is a measure of decreasing threshold voltage (in Volts) as a function of time (in seconds) in response to an erase-mode voltage being applied to a gate electrode in a nonvolatile charge trap memory transistor. As indicated byregion 304 ofline 302, the ability of the erase mode to decrease the threshold voltage of the gate electrode does not substantially saturate with time, allowing for a relatively deep erase of the gate electrode. In one embodiment, the deep erase enables a greater differential between erase and program modes for a nonvolatile charge trap memory transistor. - The ability to achieve a deep erase in a nonvolatile charge trap memory device including a high dielectric constant blocking region may result from the ability of the high dielectric constant blocking region to mitigate back-streaming of electrons. Such back-streaming otherwise proceeds into a charge-trapping layer that is subject to an erase-mode voltage application. For example, in accordance with an embodiment of the present invention,
FIG. 4 is aplot 400 of Charging Current (A/cm2) as a function of Gate Voltage (V) for four different nonvolatile charge trap memory devices. Referring toFIG. 4 ,lines Lines FIG. 4 . Thus, in a specific embodiment, the higher the dielectric constant of the blocking dielectric layer, the less back-streaming observed at a given voltage and at a given electrical thickness. In comparison with a conventional memory device, the reduction in back-streaming may enable a greater program and erase window, improving the performance of a nonvolatile charge trap memory device at a given electrical thickness. However, the same effect may be exploited to scale down the electrical parameters of a nonvolatile charge trap memory device. For example, in accordance with an alternative embodiment of the present invention, a high dielectric constant blocking region has a smaller EOT than the blocking layer of a conventional memory device. In a specific alternative embodiment, a high dielectric constant blocking region has a smaller EOT than the blocking layer of a conventional memory device, and a nonvolatile charge trap memory device incorporating the high dielectric constant blocking region is operated at a lower gate voltage than the gate voltage used for the conventional memory device. - A nonvolatile charge trap memory device may include a multi-layer blocking dielectric region.
FIG. 5 illustrates a cross-sectional view of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention. - Referring to
FIG. 5 ,semiconductor device 500 includes agate stack 504 formed over asubstrate 502.Semiconductor device 500 further includes source and drainregions 510 insubstrate 502 on either side ofgate stack 504, defining achannel region 512 insubstrate 502 underneathgate stack 504.Gate stack 504 includes atunnel dielectric layer 504A, a charge-trapping layer 504B, a multi-layer blockingdielectric region 504C, and agate layer 504D. Thus,gate layer 504D is electrically isolated fromsubstrate 502. Multi-layer blockingdielectric region 504C includes a firstdielectric layer 506 disposed above charge-trapping layer 504B and asecond dielectric layer 508 disposed above firstdielectric layer 506 and belowgate layer 504D. A pair ofdielectric spacers 514 isolates the sidewalls ofgate stack 504. -
Semiconductor device 500 may be any nonvolatile charge trap memory device. In one embodiment,semiconductor device 500 is a Flash-type device wherein the charge-trapping layer is a conductor layer or a semiconductor layer. In accordance with another embodiment of the present invention,semiconductor device 500 is a SONOS-type device wherein the charge-trapping layer is an insulator layer. By convention, SONOS stands for “Semiconductor-Oxide-Nitride-Oxide-Semiconductor,” where the first “Semiconductor” refers to the channel region material, the first “Oxide” refers to the tunnel dielectric layer, “Nitride” refers to the charge-trapping dielectric layer, the second “Oxide” refers to the blocking dielectric layer and the second “Semiconductor” refers to the gate layer. A SONOS-type device, however, is not limited to these specific materials, as described below. -
Substrate 502 and, hence,channel region 512, may be composed of any material suitable for semiconductor device fabrication. In one embodiment,substrate 502 is a bulk substrate composed of a single crystal of a material which may include, but is not limited to, silicon, germanium, silicon-germanium or a III-V compound semiconductor material. In another embodiment,substrate 502 includes a bulk layer with a top epitaxial layer. In a specific embodiment, the bulk layer is composed of a single crystal of a material which may include, but is not limited to, silicon, germanium, silicon-germanium, a III-V compound semiconductor material and quartz, while the top epitaxial layer is composed of a single crystal layer which may include, but is not limited to, silicon, germanium, silicon-germanium and a III-V compound semiconductor material. In another embodiment,substrate 502 includes a top epitaxial layer on a middle insulator layer which is above a lower bulk layer. The top epitaxial layer is composed of a single crystal layer which may include, but is not limited to, silicon (i.e. to form a silicon-on-insulator (SOI) semiconductor substrate), germanium, silicon-germanium and a III-V compound semiconductor material. The insulator layer is composed of a material which may include, but is not limited to, silicon dioxide, silicon nitride and silicon oxy-nitride. The lower bulk layer is composed of a single crystal which may include, but is not limited to, silicon, germanium, silicon-germanium, a III-V compound semiconductor material and quartz.Substrate 502 and, hence,channel region 512, may include dopant impurity atoms. In a specific embodiment,channel region 512 is doped P-type and, in an alternative embodiment,channel region 512 is doped N-type. - Source and
drain regions 510 insubstrate 502 may be any regions having opposite conductivity to channelregion 512. For example, in accordance with an embodiment of the present invention, source and drainregions 510 are N-type doped regions whilechannel region 512 is a P-type doped region. In one embodiment,substrate 502 and, hence,channel region 512, is composed of boron-doped single-crystal silicon having a boron concentration in the range of 1×1015-1×1019 atoms/cm3. Source anddrain regions 510 are composed of phosphorous- or arsenic-doped regions having a concentration of N-type dopants in the range of 5×1016-5×1019 atoms/cm3. In a specific embodiment, source and drainregions 510 have a depth insubstrate 502 in the range of 80-200 nanometers. In accordance with an alternative embodiment of the present invention, source and drainregions 510 are P-type doped regions whilechannel region 512 is an N-type doped region. -
Tunnel dielectric layer 504A may be any material and have any thickness suitable to allow charge carriers to tunnel into the charge-trapping layer under an applied gate bias while maintaining a suitable barrier to leakage when the device is unbiased. In one embodiment,tunnel dielectric layer 504A is formed by a thermal oxidation process and is composed of silicon dioxide or silicon oxy-nitride, or a combination thereof. In another embodiment,tunnel dielectric layer 504A is formed by chemical vapor deposition or atomic layer deposition and is composed of a dielectric layer which may include, but is not limited to, silicon nitride, aluminum oxide, hafnium oxide, zirconium oxide, hafnium silicate, zirconium silicate, hafnium oxy-nitride, hafnium zirconium oxide and lanthanum oxide. In another embodiment,tunnel dielectric layer 504A is a bi-layer dielectric region including a bottom layer of a material such as, but not limited to, silicon dioxide or silicon oxy-nitride and a top layer of a material which may include, but is not limited to, silicon nitride, aluminum oxide, hafnium oxide, zirconium oxide, hafnium silicate, zirconium silicate, hafnium oxy-nitride, hafnium zirconium oxide and lanthanum oxide. Thus, in one embodiment,tunnel dielectric layer 504A includes a high-K dielectric portion. In a specific embodiment,tunnel dielectric layer 504A has a thickness in the range of 1-10 nanometers. - Charge-trapping layer may be any material and have any thickness suitable to store charge and, hence, raise the threshold voltage of
gate stack 504. In accordance with an embodiment of the present invention, charge-trapping layer 504B is formed by a chemical vapor deposition process and is composed of a dielectric material which may include, but is not limited to, stoichiometric silicon nitride, silicon-rich silicon nitride and silicon oxy-nitride. In one embodiment, charge-trapping layer 504B is composed of a bi-layer silicon oxy-nitride region. For example, in a specific embodiment, charge-trapping layer 504B includes an oxygen-rich portion and a silicon-rich portion and is formed by depositing an oxygen-rich oxy-nitride film by a first composition of gases and, subsequently, depositing a silicon-rich oxy-nitride film by a second composition of gases. In a particular embodiment, charge-trapping layer 504B is formed by modifying the flow rate of ammonia (NH3) gas, and introducing nitrous oxide (N2O) and dichlorosilane (SiH2Cl2) to provide the desired gas ratios to yield first an oxygen-rich oxy-nitride film and then a silicon-rich oxy-nitride film. In one embodiment, charge-trapping layer 504B has a thickness in the range of 5-10 nanometers. In accordance with an alternative embodiment of the present invention, charge-trapping layer 504B has a graded composition. - Multi-layer blocking
dielectric region 504C may be composed of any material and have any thickness suitable to maintain a barrier to charge leakage without significantly decreasing the capacitance ofgate stack 504. In accordance with an embodiment of the present invention, multi-layer blockingdielectric region 504C is a bi-layer blocking dielectric region having a firstdielectric layer 506 disposed directly above charge-trapping layer 504B and having asecond dielectric layer 508 disposed directly above firstdielectric layer 506 and directly belowgate layer 504D. In an embodiment, firstdielectric layer 506 has a large barrier height while seconddielectric layer 508 has a high dielectric constant. In one embodiment, the barrier height of firstdielectric layer 506 is at least approximately 2 electron Volts (eV). In a specific embodiment, the barrier height of firstdielectric layer 506 is at least approximately 3 eV. In an embodiment, the dielectric constant of firstdielectric layer 506 is lower than the dielectric constant of seconddielectric layer 508. In one embodiment, firstdielectric layer 506 of bi-layer blockingdielectric region 504C is composed of silicon dioxide and seconddielectric layer 508 is composed of silicon nitride. In another embodiment, firstdielectric layer 506 of bi-layer blockingdielectric region 504C is composed of silicon dioxide and seconddielectric layer 508 is composed of a material such as, but not limited to, aluminum oxide, hafnium oxide, zirconium oxide, hafnium silicate, zirconium silicate, hafnium oxy-nitride, hafnium zirconium oxide or lanthanum oxide. In a specific embodiment, firstdielectric layer 506 of bi-layer blockingdielectric region 504C is composed of a material having a dielectric constant approximately in the range of 3.5-4.5 and seconddielectric layer 508 is composed of a material having a dielectric constant above approximately 7. In accordance with an embodiment of the present invention, multi-layer blockingdielectric region 504C is formed in part by a chemical vapor deposition process. In one embodiment, multi-layer blockingdielectric region 504C is formed from at least two different materials. In a specific embodiment, forming multi-layer blockingdielectric region 504C from at least two different materials includes oxidizing a top portion of charge-trapping layer 504B and, subsequently, depositing a dielectric layer above the oxidized portion of charge-trapping layer 504B. In another specific embodiment, forming graded blockingdielectric layer 504C from at least two different materials includes depositing a first dielectric layer having a first dielectric constant and, subsequently, depositing a second dielectric layer having a second dielectric constant, wherein the second dielectric constant is greater than the first dielectric constant. In a particular embodiment, the first dielectric layer has a thickness approximately in the range of 0.5-3 nanometers, the second dielectric layer has a thickness approximately in the range of 2-5 nanometers, and the first and second dielectric layers are not inter-mixed. Thus, in accordance with an embodiment of the present invention, multi-layer blockingdielectric region 504C has an abrupt interface between firstdielectric layer 506 and seconddielectric layer 508, as depicted inFIG. 5 . -
Gate layer 504D may be composed of any conductor or semiconductor material suitable for accommodating a bias during operation of a SONOS-type transistor. In accordance with an embodiment of the present invention,gate layer 504D is formed by a chemical vapor deposition process and is composed of doped poly-crystalline silicon. In another embodiment,gate layer 504D is formed by physical vapor deposition and is composed of a metal-containing material which may include, but is not limited to, metal nitrides, metal carbides, metal silicides, hafnium, zirconium, titanium, tantalum, aluminum, ruthenium, palladium, platinum, cobalt and nickel. In one embodiment,gate layer 504D is a high work-function gate layer. - In another aspect of the present invention, a nonvolatile charge trap memory device may include a graded blocking dielectric layer.
FIG. 6 illustrates a cross-sectional view of a nonvolatile charge trap memory device having a graded high dielectric constant blocking layer, in accordance with an embodiment of the present invention. - Referring to
FIG. 6 , semiconductor device 600 includes a gate stack 604 formed over asubstrate 602. Semiconductor device 600 further includes source and drainregions 610 insubstrate 602 on either side of gate stack 604, defining achannel region 612 insubstrate 602 underneath gate stack 604. Gate stack 604 includes atunnel dielectric layer 604A, a charge-trapping layer 604B, a graded blockingdielectric layer 604C, and agate layer 604D. Thus,gate layer 604D is electrically isolated fromsubstrate 602. A pair ofdielectric spacers 614 isolates the sidewalls of gate stack 604. - Semiconductor device 600 may be any semiconductor device described in association with
semiconductor device 500 fromFIG. 5 .Substrate 602, source and drainregions 610 andchannel region 612 may be composed of any material and dopant impurity atoms described in association withsubstrate 502, source and drainregions 510 andchannel region 512, respectively, fromFIG. 5 .Tunnel dielectric layer 604A, charge-trapping layer 604B andgate layer 604D may be composed of any material described in association withtunnel dielectric layer 504A, charge-trapping layer 504B andgate layer 504D, respectively, fromFIG. 5 . - However, in contrast to
semiconductor device 500, semiconductor device 600 includes a graded blockingdielectric layer 604C, as depicted inFIG. 6 . In accordance with an embodiment of the present invention, graded blockingdielectric layer 604C is disposed directly above charge-trapping layer 604B and directly belowgate layer 604D. In an embodiment, the portion of graded blockingdielectric layer 604C directly adjacent to charge-trapping layer 604B has a large barrier height while the portion of graded blockingdielectric layer 604C directly adjacent togate layer 604D has a high dielectric constant. In one embodiment, the barrier height of the portion of graded blockingdielectric layer 604C directly adjacent to charge-trapping layer 604B is at least approximately 2 eV. In a specific embodiment, the barrier height of the portion of graded blockingdielectric layer 604C directly adjacent to charge-trapping layer 604B is at least approximately 3 eV. In an embodiment, the dielectric constant of graded blockingdielectric layer 604C has a low-to-high gradient in the direction from charge-trapping layer 604B togate layer 604D. In one embodiment, the portion of graded blockingdielectric layer 604C directly adjacent to charge-trapping layer 604B is composed substantially of silicon dioxide and the portion of graded blockingdielectric layer 604C directly adjacent togate layer 604D is composed substantially of silicon nitride. In another embodiment, the portion of graded blockingdielectric layer 604C directly adjacent to charge-trapping layer 604B is composed substantially of silicon dioxide and the portion of graded blockingdielectric layer 604C directly adjacent togate layer 604D is composed substantially of a material such as, but not limited to, aluminum oxide, hafnium oxide, zirconium oxide, hafnium silicate, zirconium silicate, hafnium oxy-nitride, hafnium zirconium oxide or lanthanum oxide. In a specific embodiment, the portion of graded blockingdielectric layer 604C directly adjacent to charge-trapping layer 604B is composed substantially of a material having a dielectric constant approximately in the range of 3.5-4.5 and the portion of graded blockingdielectric layer 604C directly adjacent togate layer 604D is substantially composed of a material having a dielectric constant above approximately 7. In accordance with an embodiment of the present invention, graded blockingdielectric layer 604C is formed in part by a chemical vapor deposition process. In one embodiment, graded blockingdielectric layer 604C is formed from at least two different materials. In a specific embodiment, forming graded blockingdielectric layer 604C from at least two different materials includes oxidizing a top portion of charge-trapping layer 604B and, subsequently, depositing a dielectric layer above the oxidized portion of charge-trapping layer 604B. In another specific embodiment, forming graded blockingdielectric layer 604C from at least two different materials includes depositing a first dielectric layer having a first dielectric constant and, subsequently, depositing a second dielectric layer having a second dielectric constant, wherein the second dielectric constant is greater than the first dielectric constant. In a particular embodiment, the first dielectric layer has a thickness approximately in the range of 0.5-3 nanometers, the second dielectric layer has a thickness approximately in the range of 2-5 nanometers, and the first and second dielectric layers are then inter-mixed. In one embodiment, the first and second dielectric layers are inter-mixed upon deposition of the second dielectric layer on the first dielectric layer. In another embodiment, the first and second dielectric layers are inter-mixed in an anneal process subsequent to the formation of the first and second dielectric layers. Thus, in accordance with an embodiment of the present invention, there is no distinct interface within graded blockingdielectric layer 604C, as depicted inFIG. 6 . - A nonvolatile charge trap memory device may be fabricated to include a multi-layer blocking dielectric region.
FIGS. 7A-7I illustrate cross-sectional views representing operations in the formation of a nonvolatile charge trap memory device having a multi-layer high dielectric constant blocking region, in accordance with an embodiment of the present invention. - Referring to
FIG. 7A , asubstrate 702 is provided.Substrate 702 may be composed of any material and have any characteristics described in association withsubstrate 502 fromFIG. 5 . Referring toFIG. 7B , atunnel dielectric layer 720 is formed on the top surface ofsubstrate 702.Tunnel dielectric layer 720 may be formed from any material, from any process, and have any thickness described in association withtunnel dielectric layer 504A fromFIG. 5 . Referring toFIG. 7C , a charge-trapping 722 is formed on the top surface oftunnel dielectric layer 720. Charge-trapping layer 722 may be formed from any material, from any process, and have any thickness described in association with charge-trapping layer 504B fromFIG. 5 . - Referring to
FIG. 7D , a multi-layer blockingdielectric region 724 is formed on the top surface of charge-trapping layer 722. Multi-layer blockingdielectric region 724 includes a firstdielectric layer 726 disposed above charge-trapping layer 722 and asecond dielectric layer 728 disposed above firstdielectric layer 726. In accordance with an embodiment of the present invention, multi-layer blockingdielectric region 724 is a bi-layer blocking dielectric region and includes a firstdielectric layer 726 and asecond dielectric layer 728, as depicted inFIG. 7D . Firstdielectric layer 726 and seconddielectric layer 728 may be formed by any technique, composed of any materials, and have any thicknesses described in association with firstdielectric layer 506 and seconddielectric layer 508, respectively, fromFIG. 5 . In accordance with an embodiment of the present invention, multi-layer blockingdielectric region 724 has an abrupt interface between firstdielectric layer 726 and seconddielectric layer 728, as depicted inFIG. 7D . In one embodiment, multi-layer blockingdielectric region 724 is formed from at least two different materials. In a specific embodiment, forming multi-layer blockingdielectric region 724 from at least two different materials includes oxidizing a top portion of charge-trapping layer 722 and, subsequently, depositing a dielectric layer above the oxidized portion of charge-trapping layer 724. In another specific embodiment, forming multi-layer blockingdielectric region 724 from at least two different materials includes depositing a first dielectric layer having a first dielectric constant and, subsequently, depositing a second dielectric layer having a second dielectric constant, wherein the second dielectric constant is greater than the first dielectric constant. - Referring to
FIG. 7E , agate layer 730 is formed on the top surface of multi-layer blockingdielectric region 724.Gate layer 730 may be formed from any material and from any process described in association withgate layer 504D fromFIG. 5 . Thus, agate stack 732 may be formed abovesubstrate 702. - Referring to
FIG. 7F ,gate stack 732 is patterned to form apatterned gate stack 704 abovesubstrate 702. Patternedgate stack 704 includes a patternedtunnel dielectric layer 704A, a patterned charge-trapping layer 704B, a patterned multi-layer blockingdielectric region 704C, and apatterned gate layer 704D. Patterned multi-layer blockingdielectric region 704C includes a patterned firstdielectric layer 706 and a patterned seconddielectric layer 708.Gate stack 732 may be patterned to form patternedgate stack 704 by any process suitable to provide substantially vertical sidewalls forgate stack 704 with high selectivity tosubstrate 702. In accordance with an embodiment of the present invention,gate stack 732 is patterned to form patternedgate stack 704 by a lithography and etch process. In a specific embodiment, the etch process is an anisotropic etch process utilizing gases such as, but not limited to, carbon tetrafluoride (CF4), 02, hydrogen bromide (HBr) and chlorine (Cl2). - Referring to
FIG. 7G , it may be desirable to implant dopant impurity atoms 740 into the exposed portions ofsubstrate 704 to form source and draintip extension regions 750. Source and draintip extension regions 750 will ultimately become part of source and drain regions formed subsequently, as described below. Thus, by forming source and draintip extension regions 750 as defined by the location of patternedgate stack 704,channel region 712 may be defined, as depicted inFIG. 7G . In one embodiment, the conductivity type and the concentration of dopant impurity atoms used to form source and draintip extension regions 750 are substantially the same as those used to form source and drain regions, described below. - Referring to
FIG. 7H , it may be desirable to form a pair ofdielectric spacers 714 on the sidewalls of patternedgate stack 704, as is well-known in the art. Finally, referring toFIG. 7I , source and drainregions 710 are formed by implantingdopant impurity atoms 760 into the exposed portions ofsubstrate 704. Source anddrain regions 710 may have any characteristics as those described in association with source and drainregions 510 fromFIG. 5 . In accordance with an embodiment of the present invention, the profile of source and drainregions 710 is defined bydielectric spacers 714, patternedgate stack 704 and source and draintip extension regions 750, as depicted inFIG. 7I . - In another embodiment, a nonvolatile charge trap memory device is fabricated to include a graded blocking dielectric layer.
FIGS. 8A-8C illustrate cross-sectional views representing operations in the formation of a nonvolatile charge trap memory device having a graded high dielectric constant blocking layer, in accordance with an embodiment of the present invention. - Referring to
FIG. 8A , a charge-trapping layer 822 and atunnel dielectric layer 820, formed on the top surface of asubstrate 802, are provided.Substrate 802 may be composed of any material and have any characteristics described in association withsubstrate 602 fromFIG. 6 . Charge-trapping layer 822 andtunnel dielectric layer 820 may be formed from any material, from any process, and have any thickness described in association with charge-trapping layer 604B andtunnel dielectric layer 604A, respectively, fromFIG. 6 . - Referring to
FIG. 8B , a graded blockingdielectric layer 824 is formed on the top surface of charge-trapping layer 822. In accordance with an embodiment of the present invention, graded blockingdielectric layer 824 is formed directly above charge-trapping layer 822, as depicted inFIG. 8B . In one embodiment, graded blockingdielectric layer 824 has a low-to-high gradient in the direction from charge-trapping layer 822 to the top surface of graded blockingdielectric layer 824. Graded blockingdielectric layer 824 may be formed by any technique, composed of any materials, and have any thicknesses described in association with graded blockingdielectric layer 604C fromFIG. 6 . In accordance with an embodiment of the present invention, there is no distinct interface within graded blockingdielectric layer 824, as depicted inFIG. 8B . In one embodiment, graded blockingdielectric layer 824 is formed from at least two different materials. In a specific embodiment, forming graded blockingdielectric layer 824 from at least two different materials includes oxidizing a top portion of charge-trapping layer 822 and, subsequently, depositing a dielectric layer above the oxidized portion of charge-trapping layer 824. In another specific embodiment, forming graded blockingdielectric layer 824 from at least two different materials includes depositing a first dielectric layer having a first dielectric constant and, subsequently, depositing a second dielectric layer having a second dielectric constant, wherein the second dielectric constant is greater than the first dielectric constant. - Referring to
FIG. 8C , process steps similar to those described in association withFIGS. 7E-7I are carried out to form a nonvolatile charge trap memory device having a graded blocking dielectric layer. Thus, apatterned gate stack 804 is formed over asubstrate 802. Source anddrain regions 810 are formed on either side of patternedgate stack 804, defining achannel region 812. Patternedgate stack 804 includes a patternedtunnel dielectric layer 804A, a patterned charge-trapping layer 704B, a patterned graded blockingdielectric layer 804C and apatterned gate layer 804D. - Thus, nonvolatile charge trap memory devices have been disclosed. The devices each include a substrate having a channel region and a pair of source and drain regions. A gate stack is above the substrate over the channel region and between the pair of source and drain regions. In accordance with an embodiment of the present invention, the gate stack includes a high dielectric constant blocking region. In one embodiment, the high dielectric constant blocking region is a bi-layer blocking dielectric region. In another embodiment, the high dielectric constant blocking region is a graded blocking dielectric layer.
Claims (20)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/030,644 US20090152621A1 (en) | 2007-12-12 | 2008-02-13 | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
US13/114,889 US8860122B1 (en) | 2007-12-12 | 2011-05-24 | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
US13/436,875 US9431549B2 (en) | 2007-12-12 | 2012-03-31 | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
US15/252,059 US10615289B2 (en) | 2007-12-12 | 2016-08-30 | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
US16/840,751 US20200303563A1 (en) | 2007-12-12 | 2020-04-06 | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US756607P | 2007-12-12 | 2007-12-12 | |
US12/030,644 US20090152621A1 (en) | 2007-12-12 | 2008-02-13 | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/114,889 Division US8860122B1 (en) | 2007-12-12 | 2011-05-24 | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090152621A1 true US20090152621A1 (en) | 2009-06-18 |
Family
ID=40752056
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/030,644 Abandoned US20090152621A1 (en) | 2007-12-12 | 2008-02-13 | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
US13/114,889 Active US8860122B1 (en) | 2007-12-12 | 2011-05-24 | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/114,889 Active US8860122B1 (en) | 2007-12-12 | 2011-05-24 | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
Country Status (1)
Country | Link |
---|---|
US (2) | US20090152621A1 (en) |
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090246960A1 (en) * | 2008-03-27 | 2009-10-01 | Hynix Semiconductor Inc. | Method of fabricating a semiconductor device |
US20100006953A1 (en) * | 2008-07-10 | 2010-01-14 | Qimonda Ag | Integrated circuit including a dielectric layer |
US20130001673A1 (en) * | 2010-03-22 | 2013-01-03 | Micron Technology, Inc. | Fortification of charge storing material in high k dielectric environments and resulting apparatuses |
US20130178030A1 (en) * | 2009-04-24 | 2013-07-11 | Cypress Semiconductor Corporation | Method of ono integration into logic cmos flow |
US20130175604A1 (en) * | 2007-12-12 | 2013-07-11 | Cypress Semiconductor Corporation | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
US8633537B2 (en) | 2007-05-25 | 2014-01-21 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US8685813B2 (en) | 2012-02-15 | 2014-04-01 | Cypress Semiconductor Corporation | Method of integrating a charge-trapping gate stack into a CMOS flow |
US20140367763A1 (en) * | 2013-06-13 | 2014-12-18 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US8940645B2 (en) | 2007-05-25 | 2015-01-27 | Cypress Semiconductor Corporation | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
EP2846348A1 (en) * | 2013-09-05 | 2015-03-11 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing the same |
US9023707B1 (en) * | 2009-04-24 | 2015-05-05 | Cypress Semiconductor Corporation | Simultaneously forming a dielectric layer in MOS and ONO device regions |
KR20150105186A (en) * | 2012-03-29 | 2015-09-16 | 사이프레스 세미컨덕터 코포레이션 | Method of ono integration into logic cmos flow |
US9299568B2 (en) | 2007-05-25 | 2016-03-29 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US9306025B2 (en) | 2007-05-25 | 2016-04-05 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US9349877B1 (en) | 2007-05-25 | 2016-05-24 | Cypress Semiconductor Corporation | Nitridation oxidation of tunneling layer for improved SONOS speed and retention |
US10374067B2 (en) | 2007-05-25 | 2019-08-06 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
TWI676265B (en) * | 2012-03-31 | 2019-11-01 | 愛爾蘭商經度閃存解決方案有限公司 | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
US10903068B2 (en) | 2007-05-25 | 2021-01-26 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US11482439B2 (en) * | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device comprising charge trap junction-less transistors |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8643124B2 (en) | 2007-05-25 | 2014-02-04 | Cypress Semiconductor Corporation | Oxide-nitride-oxide stack having multiple oxynitride layers |
US8883624B1 (en) * | 2013-09-27 | 2014-11-11 | Cypress Semiconductor Corporation | Integration of a memory transistor into high-K, metal gate CMOS process flow |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6015739A (en) * | 1997-10-29 | 2000-01-18 | Advanced Micro Devices | Method of making gate dielectric for sub-half micron MOS transistors including a graded dielectric constant |
US20030122204A1 (en) * | 2000-10-26 | 2003-07-03 | Kazumasa Nomoto | Nonvolatile semiconductor storage and method for manufacturing the same |
US20040251489A1 (en) * | 2003-06-10 | 2004-12-16 | Sang-Hun Jeon | SONOS memory device and method of manufacturing the same |
US20050093054A1 (en) * | 2003-11-05 | 2005-05-05 | Jung Jin H. | Non-volatile memory devices and methods of fabricating the same |
US20050098839A1 (en) * | 2003-11-12 | 2005-05-12 | Lee Jong-Ho | Semiconductor devices having different gate dielectrics and methods for manufacturing the same |
US20060051880A1 (en) * | 2004-09-07 | 2006-03-09 | Doczy Mark L | Method for making a semiconductor device having a high-k gate dielectric |
US20060113586A1 (en) * | 2004-11-29 | 2006-06-01 | Macronix International Co., Ltd. | Charge trapping dielectric structure for non-volatile memory |
US20060220106A1 (en) * | 2005-03-31 | 2006-10-05 | Choi Han-Mei | Gate structures of a non-volatile memory device and methods of manufacturing the same |
US7365389B1 (en) * | 2004-12-10 | 2008-04-29 | Spansion Llc | Memory cell having enhanced high-K dielectric |
US20080150003A1 (en) * | 2006-12-20 | 2008-06-26 | Jian Chen | Electron blocking layers for electronic devices |
US20080237694A1 (en) * | 2007-03-27 | 2008-10-02 | Michael Specht | Integrated circuit, cell, cell arrangement, method for manufacturing an integrated circuit, method for manufacturing a cell, memory module |
US20080272424A1 (en) * | 2007-05-03 | 2008-11-06 | Hynix Semiconductor Inc. | Nonvolatile Memory Device Having Fast Erase Speed And Improved Retention Characteristics And Method For Fabricating The Same |
US7463530B2 (en) * | 2006-06-20 | 2008-12-09 | Macronix International Co., Ltd. | Operating method of non-volatile memory device |
US7576386B2 (en) * | 2005-08-04 | 2009-08-18 | Macronix International Co., Ltd. | Non-volatile memory semiconductor device having an oxide-nitride-oxide (ONO) top dielectric layer |
US7670963B2 (en) * | 2007-05-25 | 2010-03-02 | Cypress Semiconductor Corportion | Single-wafer process for fabricating a nonvolatile charge trap memory device |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6596590B1 (en) | 1997-04-25 | 2003-07-22 | Nippon Steel Corporation | Method of making multi-level type non-volatile semiconductor memory device |
US6586349B1 (en) * | 2002-02-21 | 2003-07-01 | Advanced Micro Devices, Inc. | Integrated process for fabrication of graded composite dielectric material layers for semiconductor devices |
US6803611B2 (en) * | 2003-01-03 | 2004-10-12 | Texas Instruments Incorporated | Use of indium to define work function of p-type doped polysilicon |
US7102875B2 (en) * | 2003-12-29 | 2006-09-05 | Hynix Semiconductor Inc. | Capacitor with aluminum oxide and lanthanum oxide containing dielectric structure and fabrication method thereof |
KR100594266B1 (en) * | 2004-03-17 | 2006-06-30 | 삼성전자주식회사 | SONOS type memory device |
JP2006005006A (en) * | 2004-06-15 | 2006-01-05 | Toshiba Corp | Nonvolatile semiconductor memory |
US7829938B2 (en) * | 2005-07-14 | 2010-11-09 | Micron Technology, Inc. | High density NAND non-volatile memory device |
GB0801494D0 (en) | 2007-02-23 | 2008-03-05 | Univ Ind & Acad Collaboration | Nonvolatile memory electronic device using nanowire used as charge channel and nanoparticles used as charge trap and method for manufacturing the same |
US20080237684A1 (en) | 2007-03-26 | 2008-10-02 | Michael Specht | Method of manufacturing a nanowire transistor, a nanowire transistor structure, a nanowire transistor field |
US8614124B2 (en) * | 2007-05-25 | 2013-12-24 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US20090179253A1 (en) * | 2007-05-25 | 2009-07-16 | Cypress Semiconductor Corporation | Oxide-nitride-oxide stack having multiple oxynitride layers |
US7772072B2 (en) | 2007-08-28 | 2010-08-10 | Macronix International Co., Ltd. | Method for manufacturing non-volatile memory |
US9431549B2 (en) | 2007-12-12 | 2016-08-30 | Cypress Semiconductor Corporation | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
-
2008
- 2008-02-13 US US12/030,644 patent/US20090152621A1/en not_active Abandoned
-
2011
- 2011-05-24 US US13/114,889 patent/US8860122B1/en active Active
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6015739A (en) * | 1997-10-29 | 2000-01-18 | Advanced Micro Devices | Method of making gate dielectric for sub-half micron MOS transistors including a graded dielectric constant |
US20030122204A1 (en) * | 2000-10-26 | 2003-07-03 | Kazumasa Nomoto | Nonvolatile semiconductor storage and method for manufacturing the same |
US20040251489A1 (en) * | 2003-06-10 | 2004-12-16 | Sang-Hun Jeon | SONOS memory device and method of manufacturing the same |
US20050093054A1 (en) * | 2003-11-05 | 2005-05-05 | Jung Jin H. | Non-volatile memory devices and methods of fabricating the same |
US20050098839A1 (en) * | 2003-11-12 | 2005-05-12 | Lee Jong-Ho | Semiconductor devices having different gate dielectrics and methods for manufacturing the same |
US20060051880A1 (en) * | 2004-09-07 | 2006-03-09 | Doczy Mark L | Method for making a semiconductor device having a high-k gate dielectric |
US20060113586A1 (en) * | 2004-11-29 | 2006-06-01 | Macronix International Co., Ltd. | Charge trapping dielectric structure for non-volatile memory |
US7365389B1 (en) * | 2004-12-10 | 2008-04-29 | Spansion Llc | Memory cell having enhanced high-K dielectric |
US20060220106A1 (en) * | 2005-03-31 | 2006-10-05 | Choi Han-Mei | Gate structures of a non-volatile memory device and methods of manufacturing the same |
US7576386B2 (en) * | 2005-08-04 | 2009-08-18 | Macronix International Co., Ltd. | Non-volatile memory semiconductor device having an oxide-nitride-oxide (ONO) top dielectric layer |
US7463530B2 (en) * | 2006-06-20 | 2008-12-09 | Macronix International Co., Ltd. | Operating method of non-volatile memory device |
US20080150003A1 (en) * | 2006-12-20 | 2008-06-26 | Jian Chen | Electron blocking layers for electronic devices |
US20080237694A1 (en) * | 2007-03-27 | 2008-10-02 | Michael Specht | Integrated circuit, cell, cell arrangement, method for manufacturing an integrated circuit, method for manufacturing a cell, memory module |
US20080272424A1 (en) * | 2007-05-03 | 2008-11-06 | Hynix Semiconductor Inc. | Nonvolatile Memory Device Having Fast Erase Speed And Improved Retention Characteristics And Method For Fabricating The Same |
US7670963B2 (en) * | 2007-05-25 | 2010-03-02 | Cypress Semiconductor Corportion | Single-wafer process for fabricating a nonvolatile charge trap memory device |
Cited By (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9306025B2 (en) | 2007-05-25 | 2016-04-05 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US11456365B2 (en) | 2007-05-25 | 2022-09-27 | Longitude Flash Memory Solutions Ltd. | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US10699901B2 (en) | 2007-05-25 | 2020-06-30 | Longitude Flash Memory Solutions Ltd. | SONOS ONO stack scaling |
US20150187960A1 (en) | 2007-05-25 | 2015-07-02 | Cypress Semiconductor Corporation | Radical Oxidation Process For Fabricating A Nonvolatile Charge Trap Memory Device |
US11056565B2 (en) | 2007-05-25 | 2021-07-06 | Longitude Flash Memory Solutions Ltd. | Flash memory device and method |
US10903342B2 (en) | 2007-05-25 | 2021-01-26 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US9997641B2 (en) | 2007-05-25 | 2018-06-12 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US8633537B2 (en) | 2007-05-25 | 2014-01-21 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US10903068B2 (en) | 2007-05-25 | 2021-01-26 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US10896973B2 (en) | 2007-05-25 | 2021-01-19 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US8940645B2 (en) | 2007-05-25 | 2015-01-27 | Cypress Semiconductor Corporation | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US12009401B2 (en) | 2007-05-25 | 2024-06-11 | Longitude Flash Memory Solutions Ltd. | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US10304968B2 (en) | 2007-05-25 | 2019-05-28 | Cypress Semiconductor Corporation | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US11784243B2 (en) | 2007-05-25 | 2023-10-10 | Longitude Flash Memory Solutions Ltd | Oxide-nitride-oxide stack having multiple oxynitride layers |
US11222965B2 (en) | 2007-05-25 | 2022-01-11 | Longitude Flash Memory Solutions Ltd | Oxide-nitride-oxide stack having multiple oxynitride layers |
US10593812B2 (en) | 2007-05-25 | 2020-03-17 | Longitude Flash Memory Solutions Ltd. | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US10446656B2 (en) | 2007-05-25 | 2019-10-15 | Longitude Flash Memory Solutions Ltd. | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US9299568B2 (en) | 2007-05-25 | 2016-03-29 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US10312336B2 (en) | 2007-05-25 | 2019-06-04 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US9349877B1 (en) | 2007-05-25 | 2016-05-24 | Cypress Semiconductor Corporation | Nitridation oxidation of tunneling layer for improved SONOS speed and retention |
US10374067B2 (en) | 2007-05-25 | 2019-08-06 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US9929240B2 (en) | 2007-05-25 | 2018-03-27 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US11721733B2 (en) | 2007-05-25 | 2023-08-08 | Longitude Flash Memory Solutions Ltd. | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US9431549B2 (en) * | 2007-12-12 | 2016-08-30 | Cypress Semiconductor Corporation | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
US20130175604A1 (en) * | 2007-12-12 | 2013-07-11 | Cypress Semiconductor Corporation | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
US10615289B2 (en) | 2007-12-12 | 2020-04-07 | Longitude Flash Memory Solutions Ltd. | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
US20090246960A1 (en) * | 2008-03-27 | 2009-10-01 | Hynix Semiconductor Inc. | Method of fabricating a semiconductor device |
US7718499B2 (en) * | 2008-03-27 | 2010-05-18 | Hynix Semiconductor Inc. | Method of fabricating a semiconductor device |
US20100006953A1 (en) * | 2008-07-10 | 2010-01-14 | Qimonda Ag | Integrated circuit including a dielectric layer |
US7791149B2 (en) * | 2008-07-10 | 2010-09-07 | Qimonda Ag | Integrated circuit including a dielectric layer |
US20130178030A1 (en) * | 2009-04-24 | 2013-07-11 | Cypress Semiconductor Corporation | Method of ono integration into logic cmos flow |
US12048162B2 (en) | 2009-04-24 | 2024-07-23 | Longitude Flash Memory Solutions Ltd. | Method of ono integration into logic CMOS flow |
US11569254B2 (en) | 2009-04-24 | 2023-01-31 | Longitude Flash Memory Solutions Ltd. | Method of ono integration into logic CMOS flow |
US9102522B2 (en) * | 2009-04-24 | 2015-08-11 | Cypress Semiconductor Corporation | Method of ONO integration into logic CMOS flow |
US9023707B1 (en) * | 2009-04-24 | 2015-05-05 | Cypress Semiconductor Corporation | Simultaneously forming a dielectric layer in MOS and ONO device regions |
US10700083B1 (en) | 2009-04-24 | 2020-06-30 | Longitude Flash Memory Solutions Ltd. | Method of ONO integration into logic CMOS flow |
US9576805B2 (en) | 2010-03-22 | 2017-02-21 | Micron Technology, Inc. | Fortification of charge-storing material in high-K dielectric environments and resulting apparatuses |
US20130001673A1 (en) * | 2010-03-22 | 2013-01-03 | Micron Technology, Inc. | Fortification of charge storing material in high k dielectric environments and resulting apparatuses |
US8987806B2 (en) * | 2010-03-22 | 2015-03-24 | Micron Technology, Inc. | Fortification of charge storing material in high K dielectric environments and resulting apparatuses |
US11482439B2 (en) * | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device comprising charge trap junction-less transistors |
US8685813B2 (en) | 2012-02-15 | 2014-04-01 | Cypress Semiconductor Corporation | Method of integrating a charge-trapping gate stack into a CMOS flow |
KR102079835B1 (en) * | 2012-03-29 | 2020-02-20 | 롱지튜드 플래쉬 메모리 솔루션즈 리미티드 | Method of ono integration into logic cmos flow |
KR20150105186A (en) * | 2012-03-29 | 2015-09-16 | 사이프레스 세미컨덕터 코포레이션 | Method of ono integration into logic cmos flow |
TWI676265B (en) * | 2012-03-31 | 2019-11-01 | 愛爾蘭商經度閃存解決方案有限公司 | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
US20140367763A1 (en) * | 2013-06-13 | 2014-12-18 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
EP2846348A1 (en) * | 2013-09-05 | 2015-03-11 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing the same |
US9685565B2 (en) | 2013-09-05 | 2017-06-20 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
US8860122B1 (en) | 2014-10-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8860122B1 (en) | Nonvolatile charge trap memory device having a high dielectric constant blocking region | |
US20200303563A1 (en) | Nonvolatile charge trap memory device having a high dielectric constant blocking region | |
US10079314B2 (en) | Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping region | |
US10263087B2 (en) | Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping region | |
US9553175B2 (en) | SONOS type stacks for nonvolatile charge trap memory devices and methods to form the same | |
US20210104402A1 (en) | Sonos ono stack scaling | |
KR100858758B1 (en) | Nonvolatile semiconductor memory device | |
US20080290400A1 (en) | SONOS ONO stack scaling | |
US20080290398A1 (en) | Nonvolatile charge trap memory device having <100> crystal plane channel orientation | |
US20190319104A1 (en) | Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping region | |
CN111180525A (en) | Oxide nitride oxide stack having multiple oxynitride layers | |
TWI629788B (en) | Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping region | |
TWI676265B (en) | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:POLISHCHUK, IGOR;LEVY, SAGY;REEL/FRAME:021048/0270;SIGNING DATES FROM 20070130 TO 20080131 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: LONGITUDE FLASH MEMORY SOLUTIONS LTD., IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:049086/0803 Effective date: 20190503 |
|
AS | Assignment |
Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:049109/0573 Effective date: 20190503 Owner name: SPANSION LLC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:049109/0573 Effective date: 20190503 |