US20090058507A1 - Bottom Plate Regulated Charge Pump - Google Patents
Bottom Plate Regulated Charge Pump Download PDFInfo
- Publication number
- US20090058507A1 US20090058507A1 US11/845,939 US84593907A US2009058507A1 US 20090058507 A1 US20090058507 A1 US 20090058507A1 US 84593907 A US84593907 A US 84593907A US 2009058507 A1 US2009058507 A1 US 2009058507A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- stage
- charge pump
- output
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/06—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
- H02M3/07—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
Definitions
- This invention pertains generally to the field of charge pumps and more particularly to a charge pump using a bottom plate regulation scheme.
- Charge pumps use a switching process to provide a DC output voltage larger than its DC input voltage.
- a charge pump will have a capacitor coupled to switches between an input and an output.
- the charging half cycle the capacitor couples in parallel to the input so as to charge up to the input voltage.
- the transfer half cycle the charged capacitor couples in series with the input voltage so as to provide an output voltage twice the level of the input voltage.
- FIG. 1 a and 1 b illustrate the process is illustrated in FIG. 1 a and 1 b.
- the capacitor 5 is arranged in parallel with the input voltage V IN to illustrate the charging half cycle.
- the charged capacitor 5 is arranged in series with the input voltage to illustrate the transfer half cycle.
- the positive terminal of the charged capacitor 5 will thus be 2*V IN with respect to ground.
- Typical charge pump designs such as conventional Dickson-type pumps, are suited for supplying capacitive loads; however, the efficiency of such pumps drops dramatically when it is required to supply a DC current Load.
- One common charge pump application is as peripheral circuitry on flash memories for operations where there are such requirements from pumps. Accordingly, there is a need in the art for charge pumps that achieve higher efficiency when supplying DC loads.
- the charge pump is connectable to receive a clock signal and a regulating voltage and provide an output voltage.
- the charge pump can have one or multiple stages, each of the stages will include a capacitor having first (or “top”) and second (or “bottom”) plates.
- first (or “charging”) phase the regulating voltage is used to regulate the potential of the bottom plate.
- second (or “boosting”) phase the top plate is connected to supply the output for the stage and the bottom plate is connected to receive the stage's input.
- Each stage will also have a set of switching elements, allowing the capacitor to be alternately connected in the first and second phases.
- the input is derived from the clock signal, and for any subsequent stages, the input will be the output of the preceding stage.
- the last stage provides the output voltage of the pump.
- FIG. 1 a is a simplified circuit diagram of the charging half cycle in a generic charge pump.
- FIG. 1 b is a simplified circuit diagram of the transfer half cycle in a generic charge pump.
- FIG. 2 is a top-level block diagram for a regulated charge pump.
- FIGS. 3 and 4 are a simplified circuit diagram of a charge pump using a conventional (top plate) regulation scheme respectively illustrating the charging and boosting phase.
- FIGS. 5 and 6 are a simplified circuit diagram of a charge pump illustrating a bottom plate regulation scheme during the charging and boosting phase, respectively.
- FIGS. 6 and 7 are used to illustrate the steady state oscillations according to aspects of the present invention and according to a conventionally scheme, respectively.
- FIG. 2 is a top-level block diagram of a typical charge pump arrangement. Although such an arrangement can be found in the prior art as well as used for the improvements presented here, a basic difference between these is in how the regulated voltage (Vreg) is used within the pump block.
- the charge pump 201 has as inputs a clock signal and a voltage Vreg and provides an output Vout.
- the voltage Vreg is provided by the regulator 201 , which has as inputs a reference voltage Vref and the output of block 205 .
- Block 205 receives as input Vout and adjusts k accordingly.
- K can be implemented as, for example, a resistor ratio and is typically adjusted through a digital to analog converter, as will be familiar in the art. (Although not shown, the regulator ( 203 ) will also be connected to receive the voltage Vext from the external power supply to the chip.)
- Vref is a fixed reference value, such as provided by band-gap generator (not shown) with a voltage of, say, 1.2 volts.
- Clock_High is a clock (not shown) input to the Pump 201 .
- the “1” voltage level of Clock_High ( ⁇ ) should preferably be high enough to minimize the drop across the switches used for charge transfer.
- FIGS. 3 and 4 show a stage 301 in charge pump to illustrate how various voltages are applied to the plates of stages capacitor element in the charging phase ( FIG. 3 ) and in the boosting phase ( FIG. 4 ).
- the various voltages are applied to the top and bottom plates of capacitor C 303 by switches SW 1 311 , SW 2 313 , SW 3 315 , and SW 317 .
- the top plate of C 303 is connectable to an input voltage Vin through SW 1 311 and to supply an output voltage Vout SW 4 317 .
- the bottom plate of capacitor C 303 is connectable to the “Boost” input through SW 2 313 and to the circuit's low voltage value (Vss) through SW 3 315 .
- Vss low voltage value
- top plate and bottom plate do not necessarily refer to the actual position of these plates in the circuit's physical arrangement, but rather represent the standard terminology, where the “top plate” is the one that supplies the output voltage of a given stage.
- the stage 301 receives the level to be boosted is input at the Boost input. This typically will be the high clock level Vclk for the first stage and the output of the preceding stage for subsequent stages. Vout is the boosted voltage output from the stage, which is then input to the subsequent stage or, for the last stage, the output of the pump. Under the typical prior art arrangement, the voltage level Vreg from the regulator 203 ( FIG. 2 ) is supplied at Vin.
- the pump stage 301 also receives the clock signal ( ⁇ ), its inverse ( ⁇ ′), or both, which are supplied to control the switches SW 1 311 , SW 2 313 , SW 3 315 , and SW 317 to control these various connections, with SW 1 311 and SW 3 315 being closed when the clock signal is high (corresponding to the charging phase) and SW 2 313 and SW 4 317 being closed when the clock signal is low (boosting phase) in the arrangement of FIGS. 3 and 4 .
- ⁇ clock signal
- ⁇ ′ its inverse
- FIG. 3 shows the charging phase in the conventional pump arrangement, where the top plate is regulated.
- SW 2 313 and SW 4 317 are open, isolating the capacitor C 303 from the stage's input (Vclk or the preceding stages output) and output.
- switches SW 1 311 and SW 3 315 are closed, connecting the lower plate to the low level Vss and the top plate to Vin, which is Vreg in this arrangement. This allows the capacitor C 303 in the unit cell 301 to be charged up from the regulated voltage Vreg from the regulator ( 203 , FIG. 2 ).
- the regulated voltage, Vreg is supplied to the top plate during the charging phase. Consequently, it determines the amount of charge injected into the capacitor C 303 .
- FIG. 4 illustrates the boosting phase, during which the switch SW 4 317 is ON and the capacitor C 303 supplies power to the load. Switches SW 1 311 and SW 3 315 are OFF. Switch SW 2 313 is ON so that the node “Boost” is connected to the output of the previous stage or a Clock driver (Vclk), as applicable in different pump architectures. If the unit cell 301 is the last stage of the pump, the node Vout is connected to the output load in alternate cycles of ⁇ .
- Vclk Clock driver
- FIGS. 5 and 6 are, in the bottom plate regulated architecture presented here, the respective counterparts of (the top plate regulated) FIG. 3 and 4 and are similarly simplified for the purposes of this discussion.
- the unit cell again contains a capacitor C 403 and switches SW 1 411 , SW 2 413 , SW 3 415 , and SW 4 417 , which are controlled as before.
- SW 2 413 and SW 4 417 are again respectively connected to receive Vclk at the Boost node at the lower plate and provide the Boosted voltage to the Vout node.
- SW 1 411 again connects the top plate to the Vin node, but, in contrast to the usual arrangement, an external voltage source 421 supplies Vext, rather than the regulated voltage Vreg.
- the external power supply such as would be provided by the user, would typically be in the range of from 2.5V to 3.8V in present technologies, although the trend is always to lower power levels. Further, in contrast to the standard prior art arrangements, although switch SW 3 415 still connects the lower plate to the Vss level, the regulated voltage level Vreg now controls this connection.
- FIG. 5 shows the charging phase, when switches SW 1 411 and SW 3 415 are ON, and SW 2 413 and SW 4 417 are open.
- SW 1 411 is closed, in the charging phase the capacitor C 403 in the unit cell gets charged up from the external power supply Vext. This will be a value higher than the Vreg value supplied at the Vin node in the top plate regulated scheme of FIG. 3 .
- the regulated voltage Vreg now determines the impedance between the bottom plate of C 403 and Vss and thus, regulates the amount of charge flowing into the capacitor C 403 during the time SW 1 411 and SW 3 415 remain ON. In the exemplary embodiment, this is done by applying Vreg to the control gate of a transistor 405 .
- FIG. 6 illustrates the boosting phase, during which the switch SW 4 417 is ON and the capacitor C 403 supplies power to the load.
- switches SW 1 411 and SW 3 415 are OFF, and switch SW 2 413 is ON so that the node “Boost” is connected to the output of the previous stage or a Clock driver (Vclk), as applicable in different pump architectures. If the unit cell 401 is the last stage of the pump, the node Vout is connected to the output load in alternate cycles of ⁇ .
- the boosting phase is much the same for both of FIGS. 4 and 6 , the voltage levels on the plates of capacitor C will have been set to different levels due to the differences between the charging phases in FIGS. 3 and 5 .
- FIGS. 7 and 8 can be used to further illustrate the differences between the bottom plate regulated scheme presented here and the usual top plate regulation found in the prior art. In both figures, only a single stage is shown to simply the discussion of steady state oscillation given here, although it will again be understood that this may just be one of multiple stages.
- FIG. 7 corresponds to FIGS. 5 (charging phase, on the left) and FIG. 6 (boosting phase, on the right), with the open switches and their corresponding connections left out in each case.
- Nodes A and B respectively correspond to the levels at the top and bottom plates of the capacitor C 403 .
- the corresponding parasitic capacitances are shown as CparA 431 and CparB 433 .
- node A is connected through closed switch 411 to the external voltage source 421 .
- Node B is connected though closed switch 415 to Vss, with the resistance Rreg 405 interposed in between.
- the resistance value Rreg is controller by the regulator voltage Vreg, with the transistor 405 of FIG. 5 being one simple implementation.
- the switch 411 (SW 1 in FIGS. 5 and 6 ) is preferably turned on for a time Ton by a boosted clock signal to minimize switch drop by, for example, offsetting the threshold voltage of the pass transistor used to implement the switch.
- the potential at node B in this phase will be called Vx for reference.
- the lower plate is schematically connected (in this single stage pump example) to clock level voltage source 423 to receive Vclk.
- Node A is connected though switch 417 (SW 4 in FIG. 6 ) to drive the load 435 .
- FIG. 8 is the conventional, top-plate regulated counterpart of FIG. 7 and corresponds to FIGS. 3 (charging phase, on the left) and FIG. 4 (boosting phase, on the right), with the open switches and their corresponding connections again left out in each case.
- the charging phase of FIG. 8 differs from that of FIG. 7 in that node A is now connected through the switch to the regulator voltage source 321 to receive Vreg instead of Vext and the regulator resistance Rreg is absent.
- the boosting phases can be, aside from the relabeling, the same.
- the power loss due to the parasitic capacitances CparA 431 at node A (the top plate of C 403 ) and CparB 433 at node B (the bottom plate of C 403 ) is given by:
- P loss1 power loss in parasitics
- P loss2 power loss in parasitics
- f is the frequency of pump operation.
- Vext is the external power supply level, it will generally be the highest available supply voltage and Vreg will be derived from it, so that:
- the proposed pump is more efficient than conventional pumps having top plate regulation scheme. Although derived for just a single stage to simply the discussion, this can similarly be shown to be true for pumps having more than one stage.
- the charging time constant of the circuit is regulated and the amount of charge flowing into the capacitor C 403 during the time Ton is controlled.
- the top plate (node A) is charged up to the highest voltage provided by the user Vext, while the bottom plate (node B) does not always go to Vss.
- the suggested architecture has a number of difference from, and improvements over, the prior art.
- the highest available voltage given by the user, Vext is used for the top plate and a boosted clock is preferably used to minimize switch resistance and effect the realization of charging the top plates of the capacitors to Vext.
- the bottom plate of the capacitor elements is regulated to a value higher than VSS, going only to VSS when the pump is ramping-up or recovering. In this way, the steady state oscillations seen at the capacitor nodes are minimized; thus, charge loss in the parasitic at these nodes is minimized and higher efficiency is obtained (e.g., 50% more efficient than typical existing schemes).
- the “I 2 R” power losses in the regulator, switches, and interconnect parasitic resistances are also minimized. This allows for the pump to be designed in lesser area. Further, the use of continuous regulation in the charging phase, and not in the boosting phase, reduces the pump impedance and makes it stronger. Additionally, as discussed, the use of bottom plate based regulation results in low ripple and better ramp-up and recovery times.
- the bottom plate regulation scheme described can be applied to any of the various pump architectures, such as those given in the various references cited above.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
Abstract
Description
- This application is related to U.S. application Ser. No. ______ of Prajit Nandi and Sridhar Yadala, entitled “Bottom Plate Regulation of Charge Pumps,” which is filed concurrently with the present application.
- This invention pertains generally to the field of charge pumps and more particularly to a charge pump using a bottom plate regulation scheme.
- Charge pumps use a switching process to provide a DC output voltage larger than its DC input voltage. In general, a charge pump will have a capacitor coupled to switches between an input and an output. During one clock half cycle, the charging half cycle, the capacitor couples in parallel to the input so as to charge up to the input voltage. During a second clock cycle, the transfer half cycle, the charged capacitor couples in series with the input voltage so as to provide an output voltage twice the level of the input voltage. This process is illustrated in
FIG. 1 a and 1 b. InFIG. 1 a, thecapacitor 5 is arranged in parallel with the input voltage VIN to illustrate the charging half cycle. InFIG. 1 b, thecharged capacitor 5 is arranged in series with the input voltage to illustrate the transfer half cycle. As seen inFIG. 1 b, the positive terminal of thecharged capacitor 5 will thus be 2*VIN with respect to ground. - Typical charge pump designs, such as conventional Dickson-type pumps, are suited for supplying capacitive loads; however, the efficiency of such pumps drops dramatically when it is required to supply a DC current Load. One common charge pump application is as peripheral circuitry on flash memories for operations where there are such requirements from pumps. Accordingly, there is a need in the art for charge pumps that achieve higher efficiency when supplying DC loads.
- Techniques of operating a charge pump are described. The charge pump is connectable to receive a clock signal and a regulating voltage and provide an output voltage. The charge pump can have one or multiple stages, each of the stages will include a capacitor having first (or “top”) and second (or “bottom”) plates. During a first (or “charging”) phase, the regulating voltage is used to regulate the potential of the bottom plate. During a second (or “boosting”) phase, the top plate is connected to supply the output for the stage and the bottom plate is connected to receive the stage's input. Each stage will also have a set of switching elements, allowing the capacitor to be alternately connected in the first and second phases. For the first stage, the input is derived from the clock signal, and for any subsequent stages, the input will be the output of the preceding stage. The last stage provides the output voltage of the pump.
- Various aspects, advantages, features and embodiments of the present invention are included in the following description of exemplary examples thereof, which description should be taken in conjunction with the accompanying drawings. All patents, patent applications, articles, other publications, documents and things referenced herein are hereby incorporated herein by this reference in their entirety for all purposes. To the extent of any inconsistency or conflict in the definition or use of terms between any of the incorporated publications, documents or things and the present application, those of the present application shall prevail.
- The various aspects and features of the present invention may be better understood by examining the following figures, in which:
-
FIG. 1 a is a simplified circuit diagram of the charging half cycle in a generic charge pump. -
FIG. 1 b is a simplified circuit diagram of the transfer half cycle in a generic charge pump. -
FIG. 2 is a top-level block diagram for a regulated charge pump. -
FIGS. 3 and 4 are a simplified circuit diagram of a charge pump using a conventional (top plate) regulation scheme respectively illustrating the charging and boosting phase. -
FIGS. 5 and 6 are a simplified circuit diagram of a charge pump illustrating a bottom plate regulation scheme during the charging and boosting phase, respectively. -
FIGS. 6 and 7 are used to illustrate the steady state oscillations according to aspects of the present invention and according to a conventionally scheme, respectively. - As noted in the Background section, many conventional charge pumps, such as those of the Dickerson type, are suited for supplying capacitive loads, but the efficiency of such pumps drops when they are required to supply a DC current load. Charge pumps are often in as peripheral devices in applications having such requirements, as in flash memories. The arrangement presented here uses a scheme that can achieve much higher efficiency when supplying DC loads than prior art techniques, such as the normal Vt Cancellation techniques are used to improve the efficiency. In particular, the following discussion describes a pump scheme that focuses on a bottom plate regulation scheme that provides higher efficiency and less ripple when compared to existing schemes.
- The improvements described can be incorporated into various charge pump designs, both of the Dickson type mentioned in the Background section as well as more general designs.
- More information on Dickenson type pumps, and charge pumps generally, can be found, for example, in “Charge Pump Circuit Design” by Pan and Samaddar, McGraw-Hill, 2006, or “Charge Pumps: An Overview”, Pylarinos and Rogers, Department of Electrical and Computer Engineering University of Toronto, available at on the webpage “www.eecg.toronto.edu/˜kphang/ece1371/chargepumps.pdf”. Further information on various other charge pump aspects and designs can be found in U.S. Pat. Nos. 5,436,587; 6,370,075; 6,922,096; and 7,135,910; and applications Ser. No. 10/842,910 filed on May 10, 2004; Ser. No. 11/295,906 filed on Dec. 6, 2005; Ser. No. 11/303,387 filed on Dec. 16, 2005; Ser. No. 11/497,465 filed on Jul. 31, 2006; and Ser. No. 11/523,875 filed on Sep. 19, 2006.
-
FIG. 2 is a top-level block diagram of a typical charge pump arrangement. Although such an arrangement can be found in the prior art as well as used for the improvements presented here, a basic difference between these is in how the regulated voltage (Vreg) is used within the pump block. As shown inFIG. 201 , thecharge pump 201 has as inputs a clock signal and a voltage Vreg and provides an output Vout. The voltage Vreg is provided by theregulator 201, which has as inputs a reference voltage Vref and the output ofblock 205. Theregulator block 203 regulates the value of Vreg such that k*Vout=Vref, where, by adjusting the value of k, the desired value of Vout can be obtained.Block 205 receives as input Vout and adjusts k accordingly. K can be implemented as, for example, a resistor ratio and is typically adjusted through a digital to analog converter, as will be familiar in the art. (Although not shown, the regulator (203) will also be connected to receive the voltage Vext from the external power supply to the chip.) - Vref is a fixed reference value, such as provided by band-gap generator (not shown) with a voltage of, say, 1.2 volts. Clock_High is a clock (not shown) input to the
Pump 201. The “1” voltage level of Clock_High (φ) should preferably be high enough to minimize the drop across the switches used for charge transfer. - To provide context for the various aspects described here, some further discussion of the prior art is first given with respect to
FIGS. 3 and 4 . These each show astage 301 in charge pump to illustrate how various voltages are applied to the plates of stages capacitor element in the charging phase (FIG. 3 ) and in the boosting phase (FIG. 4 ). The various voltages are applied to the top and bottom plates ofcapacitor C 303 byswitches SW1 311,SW2 313,SW3 315, andSW 317. The top plate ofC 303 is connectable to an input voltage Vin throughSW1 311 and to supply an outputvoltage Vout SW4 317. The bottom plate ofcapacitor C 303 is connectable to the “Boost” input throughSW2 313 and to the circuit's low voltage value (Vss) throughSW3 315. (As used here, “top plate” and “bottom plate” do not necessarily refer to the actual position of these plates in the circuit's physical arrangement, but rather represent the standard terminology, where the “top plate” is the one that supplies the output voltage of a given stage.) - The
stage 301 receives the level to be boosted is input at the Boost input. This typically will be the high clock level Vclk for the first stage and the output of the preceding stage for subsequent stages. Vout is the boosted voltage output from the stage, which is then input to the subsequent stage or, for the last stage, the output of the pump. Under the typical prior art arrangement, the voltage level Vreg from the regulator 203 (FIG. 2 ) is supplied at Vin. - The
pump stage 301 also receives the clock signal (φ), its inverse (φ′), or both, which are supplied to control the switches SW1 311,SW2 313,SW3 315, andSW 317 to control these various connections, withSW1 311 andSW3 315 being closed when the clock signal is high (corresponding to the charging phase) andSW2 313 andSW4 317 being closed when the clock signal is low (boosting phase) in the arrangement ofFIGS. 3 and 4 . -
FIG. 3 shows the charging phase in the conventional pump arrangement, where the top plate is regulated. In the charging phase,SW2 313 andSW4 317 are open, isolating thecapacitor C 303 from the stage's input (Vclk or the preceding stages output) and output. As shown in the figure, switchesSW1 311 andSW3 315 are closed, connecting the lower plate to the low level Vss and the top plate to Vin, which is Vreg in this arrangement. This allows thecapacitor C 303 in theunit cell 301 to be charged up from the regulated voltage Vreg from the regulator (203,FIG. 2 ). - Under the arrangement of
FIG. 3 , the regulated voltage, Vreg, is supplied to the top plate during the charging phase. Consequently, it determines the amount of charge injected into thecapacitor C 303. -
FIG. 4 illustrates the boosting phase, during which theswitch SW4 317 is ON and thecapacitor C 303 supplies power to the load. Switches SW1 311 andSW3 315 are OFF.Switch SW2 313 is ON so that the node “Boost” is connected to the output of the previous stage or a Clock driver (Vclk), as applicable in different pump architectures. If theunit cell 301 is the last stage of the pump, the node Vout is connected to the output load in alternate cycles of φ. -
FIGS. 5 and 6 are, in the bottom plate regulated architecture presented here, the respective counterparts of (the top plate regulated)FIG. 3 and 4 and are similarly simplified for the purposes of this discussion. In the arrangement ofFIGS. 5 and 6 , the unit cell again contains acapacitor C 403 and switches SW1 411,SW2 413,SW3 415, andSW4 417, which are controlled as before.SW2 413 andSW4 417 are again respectively connected to receive Vclk at the Boost node at the lower plate and provide the Boosted voltage to the Vout node.SW1 411 again connects the top plate to the Vin node, but, in contrast to the usual arrangement, anexternal voltage source 421 supplies Vext, rather than the regulated voltage Vreg. The external power supply, such as would be provided by the user, would typically be in the range of from 2.5V to 3.8V in present technologies, although the trend is always to lower power levels. Further, in contrast to the standard prior art arrangements, althoughswitch SW3 415 still connects the lower plate to the Vss level, the regulated voltage level Vreg now controls this connection. -
FIG. 5 shows the charging phase, when switches SW1 411 andSW3 415 are ON, andSW2 413 andSW4 417 are open. AsSW1 411 is closed, in the charging phase thecapacitor C 403 in the unit cell gets charged up from the external power supply Vext. This will be a value higher than the Vreg value supplied at the Vin node in the top plate regulated scheme ofFIG. 3 . Instead, the regulated voltage Vreg now determines the impedance between the bottom plate ofC 403 and Vss and thus, regulates the amount of charge flowing into thecapacitor C 403 during the time SW1 411 andSW3 415 remain ON. In the exemplary embodiment, this is done by applying Vreg to the control gate of atransistor 405. -
FIG. 6 illustrates the boosting phase, during which theswitch SW4 417 is ON and thecapacitor C 403 supplies power to the load. As inFIG. 4 , switchesSW1 411 andSW3 415 are OFF, and switchSW2 413 is ON so that the node “Boost” is connected to the output of the previous stage or a Clock driver (Vclk), as applicable in different pump architectures. If theunit cell 401 is the last stage of the pump, the node Vout is connected to the output load in alternate cycles of φ. Although the boosting phase is much the same for both ofFIGS. 4 and 6 , the voltage levels on the plates of capacitor C will have been set to different levels due to the differences between the charging phases inFIGS. 3 and 5 . -
FIGS. 7 and 8 can be used to further illustrate the differences between the bottom plate regulated scheme presented here and the usual top plate regulation found in the prior art. In both figures, only a single stage is shown to simply the discussion of steady state oscillation given here, although it will again be understood that this may just be one of multiple stages. -
FIG. 7 corresponds toFIGS. 5 (charging phase, on the left) andFIG. 6 (boosting phase, on the right), with the open switches and their corresponding connections left out in each case. Nodes A and B respectively correspond to the levels at the top and bottom plates of thecapacitor C 403. The corresponding parasitic capacitances are shown asCparA 431 andCparB 433. - In the charging phase, node A is connected through
closed switch 411 to theexternal voltage source 421. Node B is connected thoughclosed switch 415 to Vss, with theresistance Rreg 405 interposed in between. The resistance value Rreg is controller by the regulator voltage Vreg, with thetransistor 405 ofFIG. 5 being one simple implementation. The switch 411 (SW1 inFIGS. 5 and 6 ) is preferably turned on for a time Ton by a boosted clock signal to minimize switch drop by, for example, offsetting the threshold voltage of the pass transistor used to implement the switch. The potential at node B in this phase will be called Vx for reference. - In the boosting phase on the right of
FIG. 7 , the lower plate is schematically connected (in this single stage pump example) to clocklevel voltage source 423 to receive Vclk. Node A is connected though switch 417 (SW4 inFIG. 6 ) to drive theload 435. -
FIG. 8 is the conventional, top-plate regulated counterpart ofFIG. 7 and corresponds toFIGS. 3 (charging phase, on the left) andFIG. 4 (boosting phase, on the right), with the open switches and their corresponding connections again left out in each case. The charging phase ofFIG. 8 differs from that ofFIG. 7 in that node A is now connected through the switch to theregulator voltage source 321 to receive Vreg instead of Vext and the regulator resistance Rreg is absent. The boosting phases can be, aside from the relabeling, the same. - Referring back to
FIG. 7 , in the bottom plate regulated architecture presented here, the power loss due to theparasitic capacitances CparA 431 at node A (the top plate of C 403) andCparB 433 at node B (the bottom plate of C 403) is given by: -
P loss1(power loss in parasitics)=[CparA*(Vout−Vext) 2 +CparB*(Vclk−Vx)2 ]*f. (1) - In the conventional architecture of
FIG. 8 , the power loss due toCparA 331 andCparB 333 is: -
P loss2(power loss in parasitics)=[CparA*(Vout−Vreg)2 +CparB*(Vclk)2 ]*f, (2) - where in both of equations (1) and (2), f is the frequency of pump operation. As Vext is the external power supply level, it will generally be the highest available supply voltage and Vreg will be derived from it, so that:
-
Vreg<Vext. (3) - Additionally, for the potential at node B, Vx,
-
Vx>0. (4) - Applying equations 3 and 4 in
equations 1 and 2, it follows that: -
Ploss1<Ploss2. - Hence, the proposed pump is more efficient than conventional pumps having top plate regulation scheme. Although derived for just a single stage to simply the discussion, this can similarly be shown to be true for pumps having more than one stage.
- Referring again to the charging phase of
FIG. 7 , by regulating thevalue Rreg 405, the charging time constant of the circuit is regulated and the amount of charge flowing into thecapacitor C 403 during the time Ton is controlled. The top plate (node A) is charged up to the highest voltage provided by the user Vext, while the bottom plate (node B) does not always go to Vss. (If Rreg is 0, then node B goes to Vss.) This arrangement allows the amount of steady state oscillation seen at node A and node B to be minimized, as the amount of oscillation seen at node A between the charging phase and the boosting phase is (Vout−Vext), which approaches the minimum achievable, and the amount of oscillation seen at node B between the charging phase and the boosting phase is (Vclk−Vx), which again approaches the minimum achievable. - As described, the suggested architecture has a number of difference from, and improvements over, the prior art. Rather than using the regulator voltage Vreg for the top plate, the highest available voltage given by the user, Vext, is used for the top plate and a boosted clock is preferably used to minimize switch resistance and effect the realization of charging the top plates of the capacitors to Vext. The bottom plate of the capacitor elements is regulated to a value higher than VSS, going only to VSS when the pump is ramping-up or recovering. In this way, the steady state oscillations seen at the capacitor nodes are minimized; thus, charge loss in the parasitic at these nodes is minimized and higher efficiency is obtained (e.g., 50% more efficient than typical existing schemes).
- By increasing efficiency in this way, the “I2R” power losses in the regulator, switches, and interconnect parasitic resistances are also minimized. This allows for the pump to be designed in lesser area. Further, the use of continuous regulation in the charging phase, and not in the boosting phase, reduces the pump impedance and makes it stronger. Additionally, as discussed, the use of bottom plate based regulation results in low ripple and better ramp-up and recovery times. The bottom plate regulation scheme described can be applied to any of the various pump architectures, such as those given in the various references cited above.
- Although the invention has been described with reference to particular embodiments, the description is only an example of the invention's application and should not be taken as a limitation. Consequently, various adaptations and combinations of features of the embodiments disclosed are within the scope of the invention as encompassed by the following claims.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/845,939 US20090058507A1 (en) | 2007-08-28 | 2007-08-28 | Bottom Plate Regulated Charge Pump |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/845,939 US20090058507A1 (en) | 2007-08-28 | 2007-08-28 | Bottom Plate Regulated Charge Pump |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090058507A1 true US20090058507A1 (en) | 2009-03-05 |
Family
ID=40406490
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/845,939 Abandoned US20090058507A1 (en) | 2007-08-28 | 2007-08-28 | Bottom Plate Regulated Charge Pump |
Country Status (1)
Country | Link |
---|---|
US (1) | US20090058507A1 (en) |
Cited By (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090315616A1 (en) * | 2008-06-24 | 2009-12-24 | Qui Vi Nguyen | Clock Generator Circuit for a Charge Pump |
US20110018617A1 (en) * | 2009-07-24 | 2011-01-27 | Khin Htoo | Charge Pump with Reduced Energy Consumption Through Charge Sharing and Clock Boosting Suitable for High Voltage Word Line in Flash Memories |
US20110018615A1 (en) * | 2009-07-21 | 2011-01-27 | Feng Pan | Charge Pump with Current Based Regulation |
US20110133820A1 (en) * | 2009-12-09 | 2011-06-09 | Feng Pan | Multi-Stage Charge Pump with Variable Number of Boosting Stages |
US20110148509A1 (en) * | 2009-12-17 | 2011-06-23 | Feng Pan | Techniques to Reduce Charge Pump Overshoot |
US7969235B2 (en) | 2008-06-09 | 2011-06-28 | Sandisk Corporation | Self-adaptive multi-stage charge pump |
US8106701B1 (en) | 2010-09-30 | 2012-01-31 | Sandisk Technologies Inc. | Level shifter with shoot-through current isolation |
US8294509B2 (en) | 2010-12-20 | 2012-10-23 | Sandisk Technologies Inc. | Charge pump systems with reduction in inefficiencies due to charge sharing between capacitances |
US8305807B2 (en) | 2010-07-09 | 2012-11-06 | Sandisk Technologies Inc. | Detection of broken word-lines in memory arrays |
US8339185B2 (en) | 2010-12-20 | 2012-12-25 | Sandisk 3D Llc | Charge pump system that dynamically selects number of active stages |
US8379454B2 (en) | 2011-05-05 | 2013-02-19 | Sandisk Technologies Inc. | Detection of broken word-lines in memory arrays |
US8395434B1 (en) | 2011-10-05 | 2013-03-12 | Sandisk Technologies Inc. | Level shifter with negative voltage capability |
WO2013036342A1 (en) | 2011-09-09 | 2013-03-14 | Sandisk Technologies Inc. | Charge pump system dynamically reconfigurable for read and program |
US8400212B1 (en) | 2011-09-22 | 2013-03-19 | Sandisk Technologies Inc. | High voltage charge pump regulation system with fine step adjustment |
WO2013043269A2 (en) | 2011-09-22 | 2013-03-28 | Sandisk Technologies Inc. | Dynamic switching approach to reduce area and power consumption of high voltage charge pumps |
US8432732B2 (en) | 2010-07-09 | 2013-04-30 | Sandisk Technologies Inc. | Detection of word-line leakage in memory arrays |
US8537593B2 (en) | 2011-04-28 | 2013-09-17 | Sandisk Technologies Inc. | Variable resistance switch suitable for supplying high voltage to drive load |
WO2014042820A1 (en) | 2012-09-14 | 2014-03-20 | Sandisk Technologies Inc. | Circuits for prevention of reverse leakage in vth-cancellation charge pumps |
WO2014052163A1 (en) | 2012-09-27 | 2014-04-03 | Sandisk Technologies Inc. | Charge pump based over-sampling adc for current detection |
US8726104B2 (en) | 2011-07-28 | 2014-05-13 | Sandisk Technologies Inc. | Non-volatile memory and method with accelerated post-write read using combined verification of multiple pages |
US8730722B2 (en) | 2012-03-02 | 2014-05-20 | Sandisk Technologies Inc. | Saving of data in cases of word-line to word-line short in memory arrays |
US8750042B2 (en) | 2011-07-28 | 2014-06-10 | Sandisk Technologies Inc. | Combined simultaneous sensing of multiple wordlines in a post-write read (PWR) and detection of NAND failures |
US8775901B2 (en) | 2011-07-28 | 2014-07-08 | SanDisk Technologies, Inc. | Data recovery for defective word lines during programming of non-volatile memory arrays |
US8836412B2 (en) | 2013-02-11 | 2014-09-16 | Sandisk 3D Llc | Charge pump with a power-controlled clock buffer to reduce power consumption and output voltage ripple |
US8981835B2 (en) | 2013-06-18 | 2015-03-17 | Sandisk Technologies Inc. | Efficient voltage doubler |
US9007046B2 (en) | 2013-06-27 | 2015-04-14 | Sandisk Technologies Inc. | Efficient high voltage bias regulation circuit |
US9024680B2 (en) | 2013-06-24 | 2015-05-05 | Sandisk Technologies Inc. | Efficiency for charge pumps with low supply voltages |
US9077238B2 (en) | 2013-06-25 | 2015-07-07 | SanDisk Technologies, Inc. | Capacitive regulation of charge pumps without refresh operation interruption |
US9083231B2 (en) | 2013-09-30 | 2015-07-14 | Sandisk Technologies Inc. | Amplitude modulation for pass gate to improve charge pump efficiency |
US9154027B2 (en) | 2013-12-09 | 2015-10-06 | Sandisk Technologies Inc. | Dynamic load matching charge pump for reduced current consumption |
US9165683B2 (en) | 2013-09-23 | 2015-10-20 | Sandisk Technologies Inc. | Multi-word line erratic programming detection |
US9202593B1 (en) | 2014-09-02 | 2015-12-01 | Sandisk Technologies Inc. | Techniques for detecting broken word lines in non-volatile memories |
US9240249B1 (en) | 2014-09-02 | 2016-01-19 | Sandisk Technologies Inc. | AC stress methods to screen out bit line defects |
US9330776B2 (en) | 2014-08-14 | 2016-05-03 | Sandisk Technologies Inc. | High voltage step down regulator with breakdown protection |
US9443612B2 (en) | 2014-07-10 | 2016-09-13 | Sandisk Technologies Llc | Determination of bit line to low voltage signal shorts |
US9449694B2 (en) | 2014-09-04 | 2016-09-20 | Sandisk Technologies Llc | Non-volatile memory with multi-word line select for defect detection operations |
US9460809B2 (en) | 2014-07-10 | 2016-10-04 | Sandisk Technologies Llc | AC stress mode to screen out word line to word line shorts |
US9484086B2 (en) | 2014-07-10 | 2016-11-01 | Sandisk Technologies Llc | Determination of word line to local source line shorts |
US9514835B2 (en) | 2014-07-10 | 2016-12-06 | Sandisk Technologies Llc | Determination of word line to word line shorts between adjacent blocks |
US9520776B1 (en) | 2015-09-18 | 2016-12-13 | Sandisk Technologies Llc | Selective body bias for charge pump transfer switches |
US9647536B2 (en) | 2015-07-28 | 2017-05-09 | Sandisk Technologies Llc | High voltage generation using low voltage devices |
CN106655760A (en) * | 2016-12-09 | 2017-05-10 | 清华大学 | Voltage-boosting charge pump and application thereof |
US9659666B2 (en) | 2015-08-31 | 2017-05-23 | Sandisk Technologies Llc | Dynamic memory recovery at the sub-block level |
US9698676B1 (en) | 2016-03-11 | 2017-07-04 | Sandisk Technologies Llc | Charge pump based over-sampling with uniform step size for current detection |
US9810723B2 (en) | 2012-09-27 | 2017-11-07 | Sandisk Technologies Llc | Charge pump based over-sampling ADC for current detection |
US9917507B2 (en) | 2015-05-28 | 2018-03-13 | Sandisk Technologies Llc | Dynamic clock period modulation scheme for variable charge pump load currents |
US10128746B2 (en) * | 2016-11-03 | 2018-11-13 | Danmarks Tekniske Universitet | Switched capacitor DC-DC power converter |
US20190069102A1 (en) * | 2017-04-28 | 2019-02-28 | Gn Hearing A/S | Hearing device comprising switched capacitor dc-dc converter with low electromagnetic emission |
US10574229B1 (en) | 2019-01-23 | 2020-02-25 | Tagore Technology, Inc. | System and device for high-side supply |
US10811961B1 (en) * | 2019-09-09 | 2020-10-20 | Allegro Microsystems, Llc | Top-off charge pump and methods of operating same |
Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5436587A (en) * | 1993-11-24 | 1995-07-25 | Sundisk Corporation | Charge pump circuit with exponetral multiplication |
US5973546A (en) * | 1996-06-27 | 1999-10-26 | Advanced Micro Devices, Inc. | Charge pump circuit architecture |
US6154088A (en) * | 1996-07-18 | 2000-11-28 | Micron Technology, Inc. | Clocking scheme and charge transfer switch for increasing the efficiency of a charge pump or other circuit |
US6249898B1 (en) * | 1998-06-30 | 2001-06-19 | Synopsys, Inc. | Method and system for reliability analysis of CMOS VLSI circuits based on stage partitioning and node activities |
US6344959B1 (en) * | 1998-05-01 | 2002-02-05 | Unitrode Corporation | Method for sensing the output voltage of a charge pump circuit without applying a load to the output stage |
US6370075B1 (en) * | 1998-06-30 | 2002-04-09 | Sandisk Corporation | Charge pump circuit adjustable in response to an external voltage source |
US6424570B1 (en) * | 2001-06-26 | 2002-07-23 | Advanced Micro Devices, Inc. | Modulated charge pump with uses an analog to digital converter to compensate for supply voltage variations |
US6859091B1 (en) * | 2003-09-18 | 2005-02-22 | Maxim Integrated Products, Inc. | Continuous linear regulated zero dropout charge pump with high efficiency load predictive clocking scheme |
US6922096B2 (en) * | 2003-08-07 | 2005-07-26 | Sandisk Corporation | Area efficient charge pump |
US6975135B1 (en) * | 2002-12-10 | 2005-12-13 | Altera Corporation | Universally programmable output buffer |
US7030683B2 (en) * | 2004-05-10 | 2006-04-18 | Sandisk Corporation | Four phase charge pump operable without phase overlap with improved efficiency |
US7135910B2 (en) * | 2002-09-27 | 2006-11-14 | Sandisk Corporation | Charge pump with fibonacci number multiplication |
US20070126494A1 (en) * | 2005-12-06 | 2007-06-07 | Sandisk Corporation | Charge pump having shunt diode for improved operating efficiency |
US20070139099A1 (en) * | 2005-12-16 | 2007-06-21 | Sandisk Corporation | Charge pump regulation control for improved power efficiency |
US7276960B2 (en) * | 2005-07-18 | 2007-10-02 | Dialog Semiconductor Gmbh | Voltage regulated charge pump with regulated charge current into the flying capacitor |
US7397677B1 (en) * | 2006-02-08 | 2008-07-08 | National Semiconductor Corporation | Apparatus and method for charge pump control with adjustable series resistance |
-
2007
- 2007-08-28 US US11/845,939 patent/US20090058507A1/en not_active Abandoned
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5436587A (en) * | 1993-11-24 | 1995-07-25 | Sundisk Corporation | Charge pump circuit with exponetral multiplication |
US5973546A (en) * | 1996-06-27 | 1999-10-26 | Advanced Micro Devices, Inc. | Charge pump circuit architecture |
US6154088A (en) * | 1996-07-18 | 2000-11-28 | Micron Technology, Inc. | Clocking scheme and charge transfer switch for increasing the efficiency of a charge pump or other circuit |
US6344959B1 (en) * | 1998-05-01 | 2002-02-05 | Unitrode Corporation | Method for sensing the output voltage of a charge pump circuit without applying a load to the output stage |
US6249898B1 (en) * | 1998-06-30 | 2001-06-19 | Synopsys, Inc. | Method and system for reliability analysis of CMOS VLSI circuits based on stage partitioning and node activities |
US6370075B1 (en) * | 1998-06-30 | 2002-04-09 | Sandisk Corporation | Charge pump circuit adjustable in response to an external voltage source |
US6424570B1 (en) * | 2001-06-26 | 2002-07-23 | Advanced Micro Devices, Inc. | Modulated charge pump with uses an analog to digital converter to compensate for supply voltage variations |
US7135910B2 (en) * | 2002-09-27 | 2006-11-14 | Sandisk Corporation | Charge pump with fibonacci number multiplication |
US6975135B1 (en) * | 2002-12-10 | 2005-12-13 | Altera Corporation | Universally programmable output buffer |
US6922096B2 (en) * | 2003-08-07 | 2005-07-26 | Sandisk Corporation | Area efficient charge pump |
US6859091B1 (en) * | 2003-09-18 | 2005-02-22 | Maxim Integrated Products, Inc. | Continuous linear regulated zero dropout charge pump with high efficiency load predictive clocking scheme |
US7030683B2 (en) * | 2004-05-10 | 2006-04-18 | Sandisk Corporation | Four phase charge pump operable without phase overlap with improved efficiency |
US7276960B2 (en) * | 2005-07-18 | 2007-10-02 | Dialog Semiconductor Gmbh | Voltage regulated charge pump with regulated charge current into the flying capacitor |
US20070126494A1 (en) * | 2005-12-06 | 2007-06-07 | Sandisk Corporation | Charge pump having shunt diode for improved operating efficiency |
US20070139099A1 (en) * | 2005-12-16 | 2007-06-21 | Sandisk Corporation | Charge pump regulation control for improved power efficiency |
US7397677B1 (en) * | 2006-02-08 | 2008-07-08 | National Semiconductor Corporation | Apparatus and method for charge pump control with adjustable series resistance |
Cited By (65)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7969235B2 (en) | 2008-06-09 | 2011-06-28 | Sandisk Corporation | Self-adaptive multi-stage charge pump |
US20090315616A1 (en) * | 2008-06-24 | 2009-12-24 | Qui Vi Nguyen | Clock Generator Circuit for a Charge Pump |
US8710907B2 (en) | 2008-06-24 | 2014-04-29 | Sandisk Technologies Inc. | Clock generator circuit for a charge pump |
US7973592B2 (en) | 2009-07-21 | 2011-07-05 | Sandisk Corporation | Charge pump with current based regulation |
US20110018615A1 (en) * | 2009-07-21 | 2011-01-27 | Feng Pan | Charge Pump with Current Based Regulation |
US8339183B2 (en) | 2009-07-24 | 2012-12-25 | Sandisk Technologies Inc. | Charge pump with reduced energy consumption through charge sharing and clock boosting suitable for high voltage word line in flash memories |
US20110018617A1 (en) * | 2009-07-24 | 2011-01-27 | Khin Htoo | Charge Pump with Reduced Energy Consumption Through Charge Sharing and Clock Boosting Suitable for High Voltage Word Line in Flash Memories |
US20110133820A1 (en) * | 2009-12-09 | 2011-06-09 | Feng Pan | Multi-Stage Charge Pump with Variable Number of Boosting Stages |
US20110148509A1 (en) * | 2009-12-17 | 2011-06-23 | Feng Pan | Techniques to Reduce Charge Pump Overshoot |
US8432732B2 (en) | 2010-07-09 | 2013-04-30 | Sandisk Technologies Inc. | Detection of word-line leakage in memory arrays |
US8305807B2 (en) | 2010-07-09 | 2012-11-06 | Sandisk Technologies Inc. | Detection of broken word-lines in memory arrays |
US8106701B1 (en) | 2010-09-30 | 2012-01-31 | Sandisk Technologies Inc. | Level shifter with shoot-through current isolation |
US8339185B2 (en) | 2010-12-20 | 2012-12-25 | Sandisk 3D Llc | Charge pump system that dynamically selects number of active stages |
US8294509B2 (en) | 2010-12-20 | 2012-10-23 | Sandisk Technologies Inc. | Charge pump systems with reduction in inefficiencies due to charge sharing between capacitances |
US8421524B2 (en) | 2010-12-20 | 2013-04-16 | Sandisk Technologies Inc. | Charge pump systems with reduction in inefficiencies due to charge sharing between capacitances |
USRE46263E1 (en) | 2010-12-20 | 2017-01-03 | Sandisk Technologies Llc | Charge pump system that dynamically selects number of active stages |
US8537593B2 (en) | 2011-04-28 | 2013-09-17 | Sandisk Technologies Inc. | Variable resistance switch suitable for supplying high voltage to drive load |
US8379454B2 (en) | 2011-05-05 | 2013-02-19 | Sandisk Technologies Inc. | Detection of broken word-lines in memory arrays |
US8873288B2 (en) | 2011-07-28 | 2014-10-28 | Sandisk Technologies Inc. | Simultaneous sensing of multiple wordlines and detection of NAND failures |
US8775901B2 (en) | 2011-07-28 | 2014-07-08 | SanDisk Technologies, Inc. | Data recovery for defective word lines during programming of non-volatile memory arrays |
US8750042B2 (en) | 2011-07-28 | 2014-06-10 | Sandisk Technologies Inc. | Combined simultaneous sensing of multiple wordlines in a post-write read (PWR) and detection of NAND failures |
US8726104B2 (en) | 2011-07-28 | 2014-05-13 | Sandisk Technologies Inc. | Non-volatile memory and method with accelerated post-write read using combined verification of multiple pages |
US8699247B2 (en) | 2011-09-09 | 2014-04-15 | Sandisk Technologies Inc. | Charge pump system dynamically reconfigurable for read and program |
WO2013036342A1 (en) | 2011-09-09 | 2013-03-14 | Sandisk Technologies Inc. | Charge pump system dynamically reconfigurable for read and program |
US8514628B2 (en) | 2011-09-22 | 2013-08-20 | Sandisk Technologies Inc. | Dynamic switching approach to reduce area and power consumption of high voltage charge pumps |
WO2013043268A2 (en) | 2011-09-22 | 2013-03-28 | Sandisk Technologies Inc. | High voltage charge pump regulation system with fine step adjustment |
WO2013043269A2 (en) | 2011-09-22 | 2013-03-28 | Sandisk Technologies Inc. | Dynamic switching approach to reduce area and power consumption of high voltage charge pumps |
US8400212B1 (en) | 2011-09-22 | 2013-03-19 | Sandisk Technologies Inc. | High voltage charge pump regulation system with fine step adjustment |
US8395434B1 (en) | 2011-10-05 | 2013-03-12 | Sandisk Technologies Inc. | Level shifter with negative voltage capability |
US8730722B2 (en) | 2012-03-02 | 2014-05-20 | Sandisk Technologies Inc. | Saving of data in cases of word-line to word-line short in memory arrays |
US8710909B2 (en) | 2012-09-14 | 2014-04-29 | Sandisk Technologies Inc. | Circuits for prevention of reverse leakage in Vth-cancellation charge pumps |
WO2014042820A1 (en) | 2012-09-14 | 2014-03-20 | Sandisk Technologies Inc. | Circuits for prevention of reverse leakage in vth-cancellation charge pumps |
WO2014052163A1 (en) | 2012-09-27 | 2014-04-03 | Sandisk Technologies Inc. | Charge pump based over-sampling adc for current detection |
US9164526B2 (en) | 2012-09-27 | 2015-10-20 | Sandisk Technologies Inc. | Sigma delta over-sampling charge pump analog-to-digital converter |
US9810723B2 (en) | 2012-09-27 | 2017-11-07 | Sandisk Technologies Llc | Charge pump based over-sampling ADC for current detection |
US8836412B2 (en) | 2013-02-11 | 2014-09-16 | Sandisk 3D Llc | Charge pump with a power-controlled clock buffer to reduce power consumption and output voltage ripple |
US8860501B2 (en) | 2013-02-11 | 2014-10-14 | Sandisk 3D Llc | Charge pump with a power-controlled clock buffer to reduce power consumption and output voltage ripple |
US8981835B2 (en) | 2013-06-18 | 2015-03-17 | Sandisk Technologies Inc. | Efficient voltage doubler |
US9024680B2 (en) | 2013-06-24 | 2015-05-05 | Sandisk Technologies Inc. | Efficiency for charge pumps with low supply voltages |
US9077238B2 (en) | 2013-06-25 | 2015-07-07 | SanDisk Technologies, Inc. | Capacitive regulation of charge pumps without refresh operation interruption |
US9007046B2 (en) | 2013-06-27 | 2015-04-14 | Sandisk Technologies Inc. | Efficient high voltage bias regulation circuit |
US9165683B2 (en) | 2013-09-23 | 2015-10-20 | Sandisk Technologies Inc. | Multi-word line erratic programming detection |
US9083231B2 (en) | 2013-09-30 | 2015-07-14 | Sandisk Technologies Inc. | Amplitude modulation for pass gate to improve charge pump efficiency |
US9154027B2 (en) | 2013-12-09 | 2015-10-06 | Sandisk Technologies Inc. | Dynamic load matching charge pump for reduced current consumption |
US9443612B2 (en) | 2014-07-10 | 2016-09-13 | Sandisk Technologies Llc | Determination of bit line to low voltage signal shorts |
US9653175B2 (en) | 2014-07-10 | 2017-05-16 | Sandisk Technologies Llc | Determination of word line to word line shorts between adjacent blocks |
US9460809B2 (en) | 2014-07-10 | 2016-10-04 | Sandisk Technologies Llc | AC stress mode to screen out word line to word line shorts |
US9484086B2 (en) | 2014-07-10 | 2016-11-01 | Sandisk Technologies Llc | Determination of word line to local source line shorts |
US9514835B2 (en) | 2014-07-10 | 2016-12-06 | Sandisk Technologies Llc | Determination of word line to word line shorts between adjacent blocks |
US9330776B2 (en) | 2014-08-14 | 2016-05-03 | Sandisk Technologies Inc. | High voltage step down regulator with breakdown protection |
US9240249B1 (en) | 2014-09-02 | 2016-01-19 | Sandisk Technologies Inc. | AC stress methods to screen out bit line defects |
US9202593B1 (en) | 2014-09-02 | 2015-12-01 | Sandisk Technologies Inc. | Techniques for detecting broken word lines in non-volatile memories |
US9449694B2 (en) | 2014-09-04 | 2016-09-20 | Sandisk Technologies Llc | Non-volatile memory with multi-word line select for defect detection operations |
US9917507B2 (en) | 2015-05-28 | 2018-03-13 | Sandisk Technologies Llc | Dynamic clock period modulation scheme for variable charge pump load currents |
US9647536B2 (en) | 2015-07-28 | 2017-05-09 | Sandisk Technologies Llc | High voltage generation using low voltage devices |
US9659666B2 (en) | 2015-08-31 | 2017-05-23 | Sandisk Technologies Llc | Dynamic memory recovery at the sub-block level |
US9520776B1 (en) | 2015-09-18 | 2016-12-13 | Sandisk Technologies Llc | Selective body bias for charge pump transfer switches |
US9698676B1 (en) | 2016-03-11 | 2017-07-04 | Sandisk Technologies Llc | Charge pump based over-sampling with uniform step size for current detection |
US10128746B2 (en) * | 2016-11-03 | 2018-11-13 | Danmarks Tekniske Universitet | Switched capacitor DC-DC power converter |
CN106655760A (en) * | 2016-12-09 | 2017-05-10 | 清华大学 | Voltage-boosting charge pump and application thereof |
US20190069102A1 (en) * | 2017-04-28 | 2019-02-28 | Gn Hearing A/S | Hearing device comprising switched capacitor dc-dc converter with low electromagnetic emission |
US10257625B2 (en) * | 2017-04-28 | 2019-04-09 | Gn Hearing A/S | Hearing device comprising switched capacitor DC-DC converter with low electromagnetic emission |
US10602283B2 (en) * | 2017-04-28 | 2020-03-24 | Gn Hearing A/S | Hearing device comprising switched capacitor DC-DC converter with low electromagnetic emission |
US10574229B1 (en) | 2019-01-23 | 2020-02-25 | Tagore Technology, Inc. | System and device for high-side supply |
US10811961B1 (en) * | 2019-09-09 | 2020-10-20 | Allegro Microsystems, Llc | Top-off charge pump and methods of operating same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8044705B2 (en) | Bottom plate regulation of charge pumps | |
US20090058507A1 (en) | Bottom Plate Regulated Charge Pump | |
US7586362B2 (en) | Low voltage charge pump with regulation | |
US7973592B2 (en) | Charge pump with current based regulation | |
US7586363B2 (en) | Diode connected regulation of charge pumps | |
US7683700B2 (en) | Techniques of ripple reduction for charge pumps | |
US6617832B1 (en) | Low ripple scalable DC-to-DC converter circuit | |
US7969235B2 (en) | Self-adaptive multi-stage charge pump | |
US8710907B2 (en) | Clock generator circuit for a charge pump | |
USRE43414E1 (en) | Synthetic ripple regulator | |
US20110133820A1 (en) | Multi-Stage Charge Pump with Variable Number of Boosting Stages | |
US6927441B2 (en) | Variable stage charge pump | |
US9013229B2 (en) | Charge pump circuit | |
US7843712B2 (en) | Charge pump for positive pumping and negative pumping | |
KR101949550B1 (en) | Combination of mutually used high power supplemental charge pump with signal level individual low power charge pumps to supply word lines in a non-volatile memory | |
JP2004274861A (en) | Boosting circuit | |
JP5566568B2 (en) | Power supply voltage generation circuit | |
JP3675457B2 (en) | Boost clock generation circuit and semiconductor device | |
CN211046760U (en) | Charge pump circuit and nonvolatile memory device | |
JP2009060702A (en) | Charge pump booster circuit | |
KR20070032927A (en) | Semiconductor device having charge pump type boost circuit | |
US8981835B2 (en) | Efficient voltage doubler | |
CN108233703B (en) | Charge pump circuit and booster circuit | |
JP2005044203A (en) | Power supply circuit | |
JP3713267B2 (en) | Charge pump circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SANDISK CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NANDI, PRAJIT;YADALA, SRIDHAR;REEL/FRAME:019768/0329;SIGNING DATES FROM 20070724 TO 20070725 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: SANDISK TECHNOLOGIES INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:026262/0356 Effective date: 20110404 |
|
AS | Assignment |
Owner name: SANDISK TECHNOLOGIES LLC, TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:SANDISK TECHNOLOGIES INC;REEL/FRAME:038807/0980 Effective date: 20160516 |