US20090053840A1 - High power light emitting device assembly with esd protection ability and the method of manufacturing the same - Google Patents
High power light emitting device assembly with esd protection ability and the method of manufacturing the same Download PDFInfo
- Publication number
- US20090053840A1 US20090053840A1 US12/260,759 US26075908A US2009053840A1 US 20090053840 A1 US20090053840 A1 US 20090053840A1 US 26075908 A US26075908 A US 26075908A US 2009053840 A1 US2009053840 A1 US 2009053840A1
- Authority
- US
- United States
- Prior art keywords
- led
- light emitting
- esd protection
- emitting device
- sub
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 13
- 229910052751 metal Inorganic materials 0.000 claims abstract description 16
- 239000002184 metal Substances 0.000 claims abstract description 16
- 238000000034 method Methods 0.000 claims description 33
- 230000008569 process Effects 0.000 claims description 14
- 239000010949 copper Substances 0.000 claims description 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 8
- 229910052710 silicon Inorganic materials 0.000 claims description 8
- 239000010703 silicon Substances 0.000 claims description 8
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 claims description 6
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 4
- 229910052782 aluminium Inorganic materials 0.000 claims description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 4
- 239000002131 composite material Substances 0.000 claims description 4
- 229910052802 copper Inorganic materials 0.000 claims description 4
- 239000007769 metal material Substances 0.000 claims description 4
- 229910045601 alloy Inorganic materials 0.000 claims description 3
- 239000000956 alloy Substances 0.000 claims description 3
- 229910052742 iron Inorganic materials 0.000 claims description 3
- 229920005989 resin Polymers 0.000 claims description 3
- 239000011347 resin Substances 0.000 claims description 3
- 239000012780 transparent material Substances 0.000 claims description 3
- 238000004026 adhesive bonding Methods 0.000 claims description 2
- 150000001875 compounds Chemical class 0.000 claims description 2
- 239000003822 epoxy resin Substances 0.000 claims description 2
- 229920000647 polyepoxide Polymers 0.000 claims description 2
- 230000003068 static effect Effects 0.000 abstract description 6
- 230000001052 transient effect Effects 0.000 abstract description 3
- 238000010586 diagram Methods 0.000 description 16
- 239000000758 substrate Substances 0.000 description 15
- 229910052594 sapphire Inorganic materials 0.000 description 7
- 239000010980 sapphire Substances 0.000 description 7
- 239000000463 material Substances 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 230000002829 reductive effect Effects 0.000 description 3
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 2
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 2
- 230000002411 adverse Effects 0.000 description 2
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 239000003086 colorant Substances 0.000 description 2
- 238000000407 epitaxy Methods 0.000 description 2
- 238000004020 luminiscence type Methods 0.000 description 2
- 238000013021 overheating Methods 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 230000002441 reversible effect Effects 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- 239000002918 waste heat Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000012774 insulation material Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- QSHDDOUJBYECFT-UHFFFAOYSA-N mercury Chemical compound [Hg] QSHDDOUJBYECFT-UHFFFAOYSA-N 0.000 description 1
- 229910052753 mercury Inorganic materials 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000005022 packaging material Substances 0.000 description 1
- 238000007517 polishing process Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
- H01L25/167—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/075—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
- H01L25/0753—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01025—Manganese [Mn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12032—Schottky diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
Definitions
- the present invention relates to a light emitting device assembly with electro-static-discharge (ESD) protection ability, and more particularly, to an assembly with ESD protection dies, adapted for packaging high power point light source of light emitting diode, or high power light source module of light emitting diode, which is applicable in a single chip package, a serial multi-chip package or a parallel multi-chip package since it is not only equipped with ESD protection ability, but also has comparatively lower thermal resistance and superior heat dissipating ability.
- ESD electro-static-discharge
- LED Light emitting diode
- GaAs gallium arsenide
- AlGaInP aluminum gallium indium phosphide
- LEDs are of interest because of the inherent characteristics: (1) They are compact; (2) They have a very long life, offering high reliability; (3) They can be driven by low-voltage DC; (4) They can be modulated (turned off and on) at high speeds; (5) They have good color mixing ability, offering almost endless color changing possibilities; (6) The light produced thereby is highly directional; (7) They have good vibration resisting ability; (8) They can produce incoherent monochromatic light.
- LEDs are considered to be environmental friendly since there is no mercury contained therein as there are in fluorescence bulbs.
- LEDs are currently more expensive than more conventional lighting technologies whereas the additional expense partially stems from the relatively low lumen output and drive circuitry/power supplies needed.
- LED performance largely depends on the ambient temperature of the operating environment, whereas “Driving” an LED ‘hard’ in high ambient temperatures may result in overheating of the LED package, eventually to device failure, and thus adequate heat-sinking is required to maintain long life.
- a high brightness LED requires a larger current, i.e. about 350 mA ⁇ 1000 mA, compared with conventional LEDs.
- the waste heat resulting from the high power operation must be effectively managed and dissipated, such that the luminescence efficiency of the LED can be enhanced while preventing the same from damaged by overheating.
- a LED fabrication process of flip-chip technology is commonly adopted for overcoming the aforethe problems of luminescence efficiency enhancing and heat dissipating, wherein the designing of an improved sub-mount is the focal point for improving heat dissipating ability of LEDs.
- LED packages taking advantage of the forgoing flip-chip process and improved sub-mount.
- LEDs can be damaged or degraded by human touch since there may be static electricity, as high as 2000V ⁇ 3000V, accumulated in a human body in dry ambient.
- the substrate of a red LED made of aluminum gallium indium phosphide (AlGaInP) is a semiconductor substrate, which has good conductivity and thus is capable of preventing the accumulation of static electric charges.
- blue LEDs especially those made of InGaN, must be fabricated on a specific substrate by an epitaxy procedure, such as a sapphire substrate and a 6H—SiC substrates, for facilitating the formation of the InGaN crystal.
- an epitaxy procedure such as a sapphire substrate and a 6H—SiC substrates
- the sapphire substrate is usually being adopted for fabricating a blue LED as it has characteristics superior to those of the 6H—SiC substrate.
- LEDs made of sapphire substrate is comparatively highly vulnerable to electrostatic discharge since sapphire is an insulation material that is easier to cause electrostatic effect comparing to red LEDs. Therefore, it is important to add certain ESD protection dies in LED packages.
- ESD protection in conventional LED packages is realized by connecting a LED with a zener diode in a parallel-connection manner, that is illustrated in the circuitry shown in FIG. 1 .
- the high power LED 11 is subjected to a forward bias of about 3V ⁇ 4V and the zener diode 12 is subjected to a reverse bias.
- the breakdown voltage of a typical zener diode is about 7V, which is controlled by the doping density of the zener diode. Therefore, as the LED 11 is conducted to illuminate while subjecting to the normal operating voltage, the zener diode 12 is not conducted and waste no power.
- LED packages using zener diode for ESD protection there are already a variety of LED packages using zener diode for ESD protection.
- One such LED package is disclosed in U.S. Pat. No. 6,054,716, entitled “Semiconductor light emitting device having a protecting device”, shown in FIG. 2 .
- a LED 53 is disposed at the bottom of the bowl-like structure 61 arranged on top of the leadframe 52 a while a zener diode 55 is disposed at the top of the bowl-like structure 61 .
- the LED 53 and the zener diode 55 are all connected by a wire bonding method, there are three bonding wires 66 , 67 , 68 and two pads 63 , 65 arranged over the top of the LED 53 , which are going to block the light emitting from the LED 53 and thus cause the brightness of the LED package to reduce greatly.
- the LED 53 is connected to the bottom of the bowl-like structure 61 through its sapphire substrate 57 , whose thermal conductivity is comparatively pretty low, i.e. about 25 W/m*K, such that the waste heat generated by the LED 53 can not be discharge smoothly. Therefore, the LED package shown in FIG. 2 is not suitable to be applied in high brightness applications.
- FIG. 3 Another such LED package is disclosed in U.S. Pat. No. 6,333,522, entitled “Light-emitting element, semiconductor light-emitting device and manufacturing methods thereof”, shown in FIG. 3 .
- a LED 1 is mounted face-down on a zener diode 2 by a flip-chip process, wherein the LED 1 is parallel-connected to the zener diode 2 by connecting the p-side electrode 5 of the LED 1 to the n-side electrode 8 of the zener diode 2 while connecting the n-side electrode 6 of the LED 1 to the p-side electrode 7 of the zener diode 2 ; and a p-type semiconductor region 21 of the zener diode 2 is formed by selectively implanting impurity ions into an n-type silicon substrate 20 .
- the LED package is characterized in that a the LED 1 is mounted on leadframes 13 a and 13 b with the zener diode 2 having p-side and n-side electrodes interposed therebetween, not directly on the leadframes, wherein the zener diode 2 is die-bonded to the die pad with an Ag paste 14 , while having an n-side electrode 9 on the back face thereof in contact with the die pad of the leadframe 13 a; and the p-side and n-side electrodes 5 and 6 of the LED 1 are electrically connected to the n-side and p-side electrodes 8 and 7 of the zener diode 2 via Au microbump 12 and 11 , respectively, while the p-side electrode of the zener diode 2 is connected by wire bonding to the lead frame 13 b via an Au wire 17 .
- the LED package of FIG. 3 Since the connection of the LED package of FIG. 3 is realized by a flip chip process, there is no bonding wire crossing over the light emitting surface of the LED 1 such that the obstruction of light caused by the disposition of wires and bonding pads, as those shown in FIG. 2 , can be prevented.
- the LED package of FIG. 3 still has shortcomings listed as following:
- FIG. 4 and FIG. 5 are respectively a schematic diagram showing a LED package of Lumileds Lighting, LLC., and a schematic diagram showing a circuit of the LED package of FIG. 4 .
- the LED 7 shown in FIG. 4 claims to be the brightest point light source currently available, that is fabricated by a principle similar to that of FIG. 3 as the sub-mounts of the two LEDs are all made of silicon, while enabling zener diodes 72 to be formed in the silicon sub-mount 71 .
- the difference between the two LED packages is that a pair of zener diodes 72 , arranged back to back, are formed in the sub-mount 71 for ESD protection, instead of only one zener diode is formed.
- the bottom of the LED 7 is connect to a flat metal block 73 of high conductivity, such as copper or aluminum, that is employed as heat dissipating path and thus the overall thermal resistance of the LED package is reduce. Nevertheless, since the forgoing LED package still use silicon sub-mount, its thermal resistance, similar to that of FIG. 3 , is still not satisfactory
- the present invention might provide a light emitting device assembly with electro-static-discharge (ESD) protection ability, which is applicable in a single chip package, a serial multi-chip package or a parallel multi-chip package since it is not only equipped with ESD protection ability, but also has comparatively lower thermal resistance and superior heat dissipating ability.
- ESD electro-static-discharge
- the invention might also provide a light emitting device assembly with electro-static-discharge (ESD) protection ability, which is adapted for packaging high power point light source of light emitting diode, or high power light source module of light emitting diode.
- ESD electro-static-discharge
- the present invention provides a light emitting device assembly with electro-static-discharge (ESD) protection ability, comprising:
- the present invention provides a method for manufacturing a light emitting device assembly with ESD protection ability, comprising steps of:
- FIG. 1 is a circuitry illustrating a LED being parallel-connected to a zener diode.
- FIG. 2 is a schematic diagram showing a LED package disclosed in U.S. Pat. No. 6,054,716.
- FIG. 3 is a schematic diagram showing a LED package disclosed in U.S. Pat. No. 6,333,522.
- FIG. 4 is a schematic diagram showing a LED package of Lumileds Lighting.
- FIG. 5 is a schematic diagram showing a circuit of the LED package of FIG. 4 .
- FIG. 6 is a schematic diagram showing a LED assembly according to a preferred embodiment of the invention.
- FIG. 7A to FIG. 7C shows steps of a manufacturing method according to the present invention.
- FIG. 8 is a three-dimensional diagram showing a LED assembly according to a preferred embodiment of the invention.
- FIG. 9 is a schematic diagram showing a LED assembly according to another preferred embodiment of the invention.
- FIG. 10 is a schematic diagram showing a circuitry of the LED assembly of FIG. 9 .
- FIG. 11 is a table comparing the temperatures and thermal resistance of a LED assembly of present invention to a prior-art LED assembly.
- FIG. 12 is a schematic diagram showing a LED assembly according to yet another preferred embodiment of the invention.
- FIG. 13 is a schematic diagram showing a circuitry of the LED assembly of FIG. 12 .
- FIG. 6 is a schematic diagram showing a LED assembly according to a preferred embodiment of the invention.
- the LED assembly is primarily composed of a light emitting diode (LED) 2 , two sub-mounts 3 , 4 and an ESD protection die 5 .
- the LED 2 is a LED chip having a p-side electrode 21 and an n-side electrode 22 , which is disposed on the two sub-mounts 3 , 4 .
- the LED 2 can be replaced by any solid-state light source capable of emitting light, that is not limited to be the LED 2 shown in FIG. 6 .
- the sub-mounts 3 , 4 are either made of made of a metal of high conductivity and high thermal conductivity, such as copper, aluminum, iron, or the alloy thereof, or made of a composite metallic material of high conductivity, high thermal conductivity and low thermal expansion coefficient, such as Cu/Mo/Cu (CMC), etc.
- a metal of high conductivity and high thermal conductivity such as copper, aluminum, iron, or the alloy thereof
- a composite metallic material of high conductivity, high thermal conductivity and low thermal expansion coefficient such as Cu/Mo/Cu (CMC), etc.
- the p-side and the n-side electrodes 21 , 22 of the LED 2 are respectively and electrically connected to the two sub-mounts 3 , 4 by Au micro-bumps 23 .
- Each of the two inclined planes 31 , 41 can be made of material the same as that of the corresponding sub-mounts 3 , 4 , that is, it can be either made of made of a metal of high conductivity and high thermal conductivity, such as copper, aluminum, iron, or the alloy thereof, or made of a composite metallic material of high conductivity, high thermal conductivity and low thermal expansion coefficient, such as Cu/Mo/Cu (CMC), etc.
- each inclined plane can be an extension of its corresponding sub-mount extending from the top thereof and being integrally formed therewith, such that a bowl-like formation combining the inclined planes 31 , 41 and the two sub-mounts 3 , 4 can be constructed while the contour of the formation can be a rectangle, a polygon or a circle.
- two conductive joints 32 , 42 are arranged respectively on the two sub-mounts 3 , 4 , which are used for enabling conducting wires 33 , 43 to be welded and connected thereto while enabling the conducting wires 33 , 43 to extend and protrude outside the corresponding sub-mounts 3 , 4 for connecting the same to an external anode or cathode electrodes.
- the ESD protection die 5 is sandwiched between the two sub-mounts 3 , 4 while being electrically connected to the LED 2 in a reverse parallel connection manner, similar to that depicted in FIG. 1 .
- the ESD protection die 5 can be a zener diode, a Schottky-barrier diode, a silicon diode, a ⁇ -V Compound diode or the combination thereof, which is comprised of a n-type doped region 51 and a p-type doped region 52 , being adhered to the two sub-mounts 3 , 4 in respective.
- the light emitting surface of the LED 2 is sealed and packaged by a transparent material 6 , which can be a transparent resin or epoxy resin, such that not only the LED assembly is enabled with light congregating or diffusion function, but also the LED 2 can be protected.
- a transparent material 6 can be a transparent resin or epoxy resin, such that not only the LED assembly is enabled with light congregating or diffusion function, but also the LED 2 can be protected.
- the LED assembly described above can be manufactured by a manufacturing method, comprising steps of:
- FIG. 8 is a three-dimensional diagram showing a LED assembly according to a preferred embodiment of the invention.
- two bases 34 , 44 which are slightly larger than the two sub-mounts 3 , 4 in respective, are disposed under the two sub-mounts 3 , 4 , such that the LED assembly formed thereby can have a stable frame.
- the bases 34 , 44 can be made of mutually insulated materials, or can be made of materials the same as those made of the two sub-mounts 3 , 4 .
- the two bases 34 , 44 are made of materials of high conductivity and high thermal conductivity, an insulating material therebetween is required to be sandwiched between the two bases 34 , 44 for insulating the two bases 34 , 44 from each other.
- the ESD protection die 5 is sandwiched between the two sub-mounts 3 , 4 ; and a plurality of Au micro-bumps 23 are disposed on top of the two sub-mounts 3 , 4 at positions corresponding to the p-side and n-side electrodes 21 , 22 of the LED 2 , by which the LED 2 can be solder to the two sub-mounts 3 , 4 for achieving electrical conduction.
- FIG. 9 is a schematic diagram showing a LED assembly according to another preferred embodiment of the invention. Similar to the LED assembly 10 shown in FIG. 6 , a LED 2 is mounted on two sub-mounts 3 , 4 .
- the characteristic of the embodiment shown in FIG. 9 is that the ESD protection die 5 a is a back-to-back LED structure, that the polarity arrangement of the back-to-back LED structure 5 a is selected from the group consisting of PNP and NPN, as illustrated in the circuitry of FIG. 10 .
- a p-type doped region 52 a is sandwiched between two n-type doped region 51 a, or an n-type doped region 51 a is sandwiched between two p-type doped region 52 a.
- the PNP or NPN arrangement can enhance the ESD protection ability of the resulting LED assembly.
- electrical conduction can be preserve even when one of those parallel-connected LED is damaged as the ESD protection die 5 a can still enable a voltage-drop.
- FIG. 11 is a table comparing the temperatures and thermal resistance of a LED assembly of present invention to a prior-art LED assembly.
- the table of FIG. 11 reveals a comparison of heat dissipating ability between a LED assembly of the present invention and the prior-art LED assembly of FIG. 4 , which is evaluated using FLOTHERM simulation software under the same boundary conditions and operating parameters.
- the sub-mount temperatures of the two LED assemblies are equivalent to each other, however, the LED temperature of the present invention is 62.38° C., which is obviously lower than the 67.75° C. LED temperature of the prior-art LED assembly.
- the thermal resistance R j-s of the present invention is 7.39° C./W, which is also obviously lower than the 12.89° C./W thermal resistance of the prior-art LED assembly.
- FIG. 12 is a schematic diagram showing a LED assembly according to yet another preferred embodiment of the invention. Similar to the LED assembly 10 shown in FIG. 8 , two bases 34 , 44 , which are slightly larger than the two sub-mounts 3 , 4 in respective and made of mutually insulated materials, are disposed under the two sub-mounts 3 , 4 , such that the LED assembly formed thereby can have a stable frame. Moreover, the ESD protection die 5 is sandwiched between the two sub-mounts 3 , 4 , while the ESD protection die 5 is a back-to-back LED structure of PNP or NPN arrangement, similar to that shown in FIG. 9 . The characteristic of the embodiment shown in FIG.
- the LED assembly of this embodiment is able to emit light brighter than that of aforementioned embodiment of the invention, and thus a high power light module can be achieved.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Led Device Packages (AREA)
- Emergency Protection Circuit Devices (AREA)
Abstract
A high power light emitting device assembly with electro-static-discharge (ESD) protection ability and the method of manufacturing the same, the assembly comprising: at least two sub-mounts, respectively being electrically connected to an anode electrode and a cathode electrode, each being made of a metal of high electric conductivity and high thermal conductivity; a light emitting device, arranged on the sub-mounts; and an ESD protection die, sandwiched and glued between the sub-mounts, for enabling the high-power operating light emitting device to have good heat dissipating path while preventing the same to be damaged by transient power overload of static surge.
Description
- This application is a Divisional of co-pending application Ser. No. 11/582,298 filed on Oct. 18, 2006, and for which priority is claimed under 35 U.S.C. § 120; and this application claims priority of Application No. 095108357 filed in Taiwan, Republic of China on Mar. 13, 2006 under 35 U.S.C. § 119; the entire contents of all are hereby incorporated by reference.
- The present invention relates to a light emitting device assembly with electro-static-discharge (ESD) protection ability, and more particularly, to an assembly with ESD protection dies, adapted for packaging high power point light source of light emitting diode, or high power light source module of light emitting diode, which is applicable in a single chip package, a serial multi-chip package or a parallel multi-chip package since it is not only equipped with ESD protection ability, but also has comparatively lower thermal resistance and superior heat dissipating ability.
- Light emitting diode (LED) is a semiconductor diode that emits incoherent monochromatic light when electrically biased in the forward direction, that LED is considered to be the next level of technology when it comes to a light bulb. LED development began with infrared and red devices made with gallium arsenide (GaAs) since 1960. Advances in materials science have made possible the production of devices with ever shorter wavelengths, producing light in a variety of colors such as LEDs made of aluminum gallium indium phosphide (AlGaInP) for emitting high-brightness orange-red, orange, yellow, and green. Recently, as the breakthrough of epitaxy technology, commercially viable blue LEDs based on the wide band gap semiconductor gallium nitride (GaN) were invented by Shuji Nakamura while working in Japan at Nichia Corporation in 1993 and became widely available in the late 1990s. They can be added to existing red and green LEDs to produce white light, though white LEDs today rarely use this principle. Most “white” LEDs in production today use a blue GaN LED covered by a yellowish phosphor coating that can be employed as the illuminating device of the future. Compared to incandescent lights, LEDs are of interest because of the inherent characteristics: (1) They are compact; (2) They have a very long life, offering high reliability; (3) They can be driven by low-voltage DC; (4) They can be modulated (turned off and on) at high speeds; (5) They have good color mixing ability, offering almost endless color changing possibilities; (6) The light produced thereby is highly directional; (7) They have good vibration resisting ability; (8) They can produce incoherent monochromatic light. In addition, LEDs are considered to be environmental friendly since there is no mercury contained therein as there are in fluorescence bulbs. However, there are still disadvantages of using LEDs that require to be overcome, which primary are as following: (a) LEDs are currently more expensive than more conventional lighting technologies whereas the additional expense partially stems from the relatively low lumen output and drive circuitry/power supplies needed. (b) LED performance largely depends on the ambient temperature of the operating environment, whereas “Driving” an LED ‘hard’ in high ambient temperatures may result in overheating of the LED package, eventually to device failure, and thus adequate heat-sinking is required to maintain long life.
- In order to enhance brightness, a high brightness LED requires a larger current, i.e. about 350 mA˜1000 mA, compared with conventional LEDs. However, the waste heat resulting from the high power operation must be effectively managed and dissipated, such that the luminescence efficiency of the LED can be enhanced while preventing the same from damaged by overheating. Currently, a LED fabrication process of flip-chip technology is commonly adopted for overcoming the aforethe problems of luminescence efficiency enhancing and heat dissipating, wherein the designing of an improved sub-mount is the focal point for improving heat dissipating ability of LEDs. There are already a variety of LED packages taking advantage of the forgoing flip-chip process and improved sub-mount.
- Moreover, another LED package problem encountered is related to electrostatic discharge (ESD), that is highly probable to cause adverse affect on the quality and production yield of LED, and thus cause the production of high brightness LEDs to be more expensive. The reasoning is that LEDs can be damaged or degraded by human touch since there may be static electricity, as high as 2000V˜3000V, accumulated in a human body in dry ambient. In reality, the substrate of a red LED made of aluminum gallium indium phosphide (AlGaInP) is a semiconductor substrate, which has good conductivity and thus is capable of preventing the accumulation of static electric charges. On the other hand, blue LEDs, especially those made of InGaN, must be fabricated on a specific substrate by an epitaxy procedure, such as a sapphire substrate and a 6H—SiC substrates, for facilitating the formation of the InGaN crystal. Selecting between a sapphire substrate and a 6H—SiC substrate, the sapphire substrate is usually being adopted for fabricating a blue LED as it has characteristics superior to those of the 6H—SiC substrate. In addition to the cost of fabricating blue, green or while LEDs is much higher than LEDs of other colors, LEDs made of sapphire substrate is comparatively highly vulnerable to electrostatic discharge since sapphire is an insulation material that is easier to cause electrostatic effect comparing to red LEDs. Therefore, it is important to add certain ESD protection dies in LED packages.
- ESD protection in conventional LED packages is realized by connecting a LED with a zener diode in a parallel-connection manner, that is illustrated in the circuitry shown in
FIG. 1 . When the circuitry ofFIG. 1 is working normally while subjecting to a normal operating voltage, thehigh power LED 11 is subjected to a forward bias of about 3V˜4V and thezener diode 12 is subjected to a reverse bias. It is known that the breakdown voltage of a typical zener diode is about 7V, which is controlled by the doping density of the zener diode. Therefore, as theLED 11 is conducted to illuminate while subjecting to the normal operating voltage, thezener diode 12 is not conducted and waste no power. But, when a transient static of high-voltage is generated, which is ranged between 2 kV to 15 kV, both theLED 11 and the zener diode will be conducted, moreover, as the voltage of the static is exceeding the breakdown voltage of thezener diode 12, the resistance of thezener diode 12 will be far lower than the internal resistance of theLED 11 such that almost all the current resulting from the static will flow pass thezener diode 12, and thus the operating voltage is stabilized and theLED 11 is protected from the ESD. - There are already a variety of LED packages using zener diode for ESD protection. One such LED package is disclosed in U.S. Pat. No. 6,054,716, entitled “Semiconductor light emitting device having a protecting device”, shown in
FIG. 2 . As seen inFIG. 2 , a LED 53 is disposed at the bottom of the bowl-like structure 61 arranged on top of theleadframe 52 a while a zener diode 55 is disposed at the top of the bowl-like structure 61. Since the LED 53 and the zener diode 55 are all connected by a wire bonding method, there are three bonding wires 66, 67, 68 and two pads 63, 65 arranged over the top of the LED 53, which are going to block the light emitting from the LED 53 and thus cause the brightness of the LED package to reduce greatly. In addition, as the LED 53 is connected to the bottom of the bowl-like structure 61 through its sapphire substrate 57, whose thermal conductivity is comparatively pretty low, i.e. about 25 W/m*K, such that the waste heat generated by the LED 53 can not be discharge smoothly. Therefore, the LED package shown inFIG. 2 is not suitable to be applied in high brightness applications. - Another such LED package is disclosed in U.S. Pat. No. 6,333,522, entitled “Light-emitting element, semiconductor light-emitting device and manufacturing methods thereof”, shown in
FIG. 3 . As seen inFIG. 3 , aLED 1 is mounted face-down on azener diode 2 by a flip-chip process, wherein theLED 1 is parallel-connected to thezener diode 2 by connecting the p-side electrode 5 of theLED 1 to the n-side electrode 8 of thezener diode 2 while connecting the n-side electrode 6 of theLED 1 to the p-side electrode 7 of thezener diode 2; and a p-type semiconductor region 21 of thezener diode 2 is formed by selectively implanting impurity ions into an n-type silicon substrate 20. As shown inFIG. 3 , The LED package is characterized in that a theLED 1 is mounted onleadframes zener diode 2 having p-side and n-side electrodes interposed therebetween, not directly on the leadframes, wherein thezener diode 2 is die-bonded to the die pad with an Ag paste 14, while having an n-side electrode 9 on the back face thereof in contact with the die pad of theleadframe 13 a; and the p-side and n-side electrodes LED 1 are electrically connected to the n-side and p-side electrodes 8 and 7 of thezener diode 2 viaAu microbump zener diode 2 is connected by wire bonding to thelead frame 13 b via an Au wire 17. Since the connection of the LED package ofFIG. 3 is realized by a flip chip process, there is no bonding wire crossing over the light emitting surface of theLED 1 such that the obstruction of light caused by the disposition of wires and bonding pads, as those shown inFIG. 2 , can be prevented. However, the LED package ofFIG. 3 still has shortcomings listed as following: -
- (1) Since the alignment of the
LED 1 and thezener diode 2 is difficult to realize, the production yield is difficult to increase. - (2) In order to prevent the overflow of the Ag paste 14, the thickness of the
zener diode 2 must exceed a specific thickness. - (3) The size of the
Au microbumps Au microbumps side electrodes 8 and 7 of thezener diode 2. - (4) Since the sub-mount of the
LED 1 is a silicon-basedzener diode 2 that its thickness is specified to exceed a certain limit, the heat dissipating ability of the LED package is not satisfactory comparing to those made of metal substrate with low thermal resistance.
- (1) Since the alignment of the
- Please refer to
FIG. 4 andFIG. 5 , which are respectively a schematic diagram showing a LED package of Lumileds Lighting, LLC., and a schematic diagram showing a circuit of the LED package ofFIG. 4 . TheLED 7 shown inFIG. 4 claims to be the brightest point light source currently available, that is fabricated by a principle similar to that ofFIG. 3 as the sub-mounts of the two LEDs are all made of silicon, while enablingzener diodes 72 to be formed in thesilicon sub-mount 71. The difference between the two LED packages is that a pair ofzener diodes 72, arranged back to back, are formed in thesub-mount 71 for ESD protection, instead of only one zener diode is formed. In addition, instead of the leadframes ofFIG. 3 , the bottom of theLED 7 is connect to aflat metal block 73 of high conductivity, such as copper or aluminum, that is employed as heat dissipating path and thus the overall thermal resistance of the LED package is reduce. Nevertheless, since the forgoing LED package still use silicon sub-mount, its thermal resistance, similar to that ofFIG. 3 , is still not satisfactory - From the prior-art LED packages described above, one can conclude that current high power LEDs with ESD protection ability still have shortcomings as following:
-
- (1) If the electrical connection of a LED is enabled using a wire bonding means, the heat generated thereby must be dissipated through its sapphire substrate of low thermal conductivity, such that the overall thermal resistance of the LED package can not be reduced.
- (2) If the bonding wires and bonding pads are disposed at the discharging direction of the light emitted by the LED, not only the light emitted thereby is blocked, but also the light emitting area is decreased, and thus the brightness of the LED is reduced.
- (3) Since the thermal resistance of conventional leadframe-type LED package is comparatively too large, a larger, thinner sub-mount is required for reducing thermal resistance of the overall LED package.
- (4) If zener diodes are adopted as sub-mount of an LED package, the thickness thereof is restricted in order to prevent the overflow of silver paste such that thickness of the LED package can not be reduced.
- (5) Although the heat dissipating efficiency of a silicon sub-mount is acceptable, it is still inferior to that of metal substrate.
- Therefore, an improved light emitting device assembly with ESD protection ability is required.
- In view of the disadvantages of prior art, the present invention might provide a light emitting device assembly with electro-static-discharge (ESD) protection ability, which is applicable in a single chip package, a serial multi-chip package or a parallel multi-chip package since it is not only equipped with ESD protection ability, but also has comparatively lower thermal resistance and superior heat dissipating ability.
- The invention might also provide a light emitting device assembly with electro-static-discharge (ESD) protection ability, which is adapted for packaging high power point light source of light emitting diode, or high power light source module of light emitting diode.
- So, the present invention provides a light emitting device assembly with electro-static-discharge (ESD) protection ability, comprising:
- at least a light emitting device, each capable of emitting light;
- at least two sub-mounts, disposed under the at least one light emitting device while electrically connecting to anode and cathode electrodes of the at least one light emitting device in respective; and
- at least an ESD protection die, each being sandwiched and glued between the sub-mounts.
- In addition, to achieve the above objects, the present invention provides a method for manufacturing a light emitting device assembly with ESD protection ability, comprising steps of:
-
- (a) sandwiching and gluing an ESD protection die between two metal plate for forming a stacked structure, and then dicing the stacked structure into a plurality of dices;
- (b) rotating a dice selected from the plural dices;
- (c) connecting at least a light emitting device to the dice by a flip chip process; and
- (d) connecting the two metal layers of the dice to an anode electrode and a cathode electrode in respective.
- Other aspects and advantages of the present invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the present invention.
-
FIG. 1 is a circuitry illustrating a LED being parallel-connected to a zener diode. -
FIG. 2 is a schematic diagram showing a LED package disclosed in U.S. Pat. No. 6,054,716. -
FIG. 3 is a schematic diagram showing a LED package disclosed in U.S. Pat. No. 6,333,522. -
FIG. 4 is a schematic diagram showing a LED package of Lumileds Lighting. -
FIG. 5 is a schematic diagram showing a circuit of the LED package ofFIG. 4 . -
FIG. 6 is a schematic diagram showing a LED assembly according to a preferred embodiment of the invention. -
FIG. 7A toFIG. 7C shows steps of a manufacturing method according to the present invention. -
FIG. 8 is a three-dimensional diagram showing a LED assembly according to a preferred embodiment of the invention. -
FIG. 9 is a schematic diagram showing a LED assembly according to another preferred embodiment of the invention. -
FIG. 10 is a schematic diagram showing a circuitry of the LED assembly ofFIG. 9 . -
FIG. 11 is a table comparing the temperatures and thermal resistance of a LED assembly of present invention to a prior-art LED assembly. -
FIG. 12 is a schematic diagram showing a LED assembly according to yet another preferred embodiment of the invention. -
FIG. 13 is a schematic diagram showing a circuitry of the LED assembly ofFIG. 12 . - For your esteemed members of reviewing committee to further understand and recognize the fulfilled functions and structural characteristics of the invention, several preferable embodiments cooperating with detailed description are presented as the follows.
- Please refer to
FIG. 6 , which is a schematic diagram showing a LED assembly according to a preferred embodiment of the invention. As seen inFIG. 6 , the LED assembly is primarily composed of a light emitting diode (LED) 2, twosub-mounts LED 2 is a LED chip having a p-side electrode 21 and an n-side electrode 22, which is disposed on the twosub-mounts LED 2 can be replaced by any solid-state light source capable of emitting light, that is not limited to be theLED 2 shown inFIG. 6 . - The
sub-mounts - The p-side and the n-
side electrodes LED 2 are respectively and electrically connected to the twosub-mounts Au micro-bumps 23. As seen inFIG. 6 , there are twoinclined planes sub-mounts LED 2. Each of the twoinclined planes corresponding sub-mounts inclined planes sub-mounts conductive joints sub-mounts wires wires corresponding sub-mounts - The ESD protection die 5 is sandwiched between the two
sub-mounts LED 2 in a reverse parallel connection manner, similar to that depicted inFIG. 1 . The ESD protection die 5 can be a zener diode, a Schottky-barrier diode, a silicon diode, a □-V Compound diode or the combination thereof, which is comprised of a n-type dopedregion 51 and a p-type dopedregion 52, being adhered to the twosub-mounts - In the preferred embodiment shown in
FIG. 6 , the light emitting surface of theLED 2 is sealed and packaged by atransparent material 6, which can be a transparent resin or epoxy resin, such that not only the LED assembly is enabled with light congregating or diffusion function, but also theLED 2 can be protected. - The LED assembly described above can be manufactured by a manufacturing method, comprising steps of:
-
- (a) Stacking and dicing, as shown in
FIG. 7A : First, abottom plate 30 with thickness ranged between 300 μm˜3000 μm is provided, which is made of metal of high conductivity and high thermal conductivity. Then, a previous-formed ESD protection die 50 is stacked on thebottom plate 30 after being coated with a layer of paste. It is noted that the thickness of the ESD protection die 50 is ranged between 10 μm˜200 μm, since a thin ESD protection die is easy to crack by the posterior polishing process while a thick ESD protection die will adversely affect the area available for flip chip bonding. Thereafter, atop plate 40 is stacked on the ESD protection die 50 after being coated with a layer of paste, wherein the thickness of thetop plate 40 is similar to that of thebottom plate 30. Finally, the stacked structure is diced by a wafer cutting machine into a plurality of rectangle dices 100, each being about 300 μm˜6000 μm in both length and width, and about 300 μm˜3000 μm in thickness. - (b) Rotating, as shown in
FIG. 7B : In this step, adice 100 is selected to be rotate for preparing the same for a posterior flip chip process. Therectangle dice 100 shown inFIG. 7B is already rotated, whereas it can be rotated by a variety of means. One such means is using a robotic arm capable of 90-degree rotation to pick up and rotate eachrectangle dice 100 and thus place the picked-and-rotateddice 100 in a holder specifically designed for the flip chip process. It is noted that the apparatus and means capable of the aforesaid rotation process are various, that are not limited by the abovementioned robotic arm. - (c) Performing a flip chip process, as shown in
FIG. 7C : The bonding of the flip chip process can be performed by solder joint, or thermosonic bonding. In the process shown inFIG. 7C , a plurality of Au micro-bumps 23 are placed on eachdice 100 so as to bond theLED 2 to thedice 100 by soldering.
- (a) Stacking and dicing, as shown in
- Comparing the assembly of
FIG. 7C with that shown inFIG. 6 , it is noted that thetop plate 30 and thebottom plate 40 are the twosub-mounts FIG. 6 while the ESD protection die 50 is the ESD protection die 5 ofFIG. 6 . Therefore, By processing the assembly ofFIG. 7C for forming twoconductive joints conductive wires inclined planes transparent packaging material 6, an LED assembly similar to theassembly 10 shown inFIG. 6 is achieved. - Please refer to
FIG. 8 , which is a three-dimensional diagram showing a LED assembly according to a preferred embodiment of the invention. In this embodiment, twobases sub-mounts sub-mounts bases sub-mounts bases bases bases sub-mounts sub-mounts side electrodes LED 2, by which theLED 2 can be solder to the twosub-mounts - Please refer to
FIG. 9 , which is a schematic diagram showing a LED assembly according to another preferred embodiment of the invention. Similar to theLED assembly 10 shown inFIG. 6 , aLED 2 is mounted on twosub-mounts FIG. 9 is that the ESD protection die 5 a is a back-to-back LED structure, that the polarity arrangement of the back-to-back LED structure 5 a is selected from the group consisting of PNP and NPN, as illustrated in the circuitry ofFIG. 10 . That is, a p-type dopedregion 52 a is sandwiched between two n-type dopedregion 51 a, or an n-type dopedregion 51 a is sandwiched between two p-type dopedregion 52 a. The PNP or NPN arrangement can enhance the ESD protection ability of the resulting LED assembly. Moreover, when there are more than one LED parallelly connected in the circuitry ofFIG. 10 , electrical conduction can be preserve even when one of those parallel-connected LED is damaged as the ESD protection die 5 a can still enable a voltage-drop. - Please refer to
FIG. 11 , which is a table comparing the temperatures and thermal resistance of a LED assembly of present invention to a prior-art LED assembly. The table ofFIG. 11 reveals a comparison of heat dissipating ability between a LED assembly of the present invention and the prior-art LED assembly ofFIG. 4 , which is evaluated using FLOTHERM simulation software under the same boundary conditions and operating parameters. As shown inFIG. 11 , the sub-mount temperatures of the two LED assemblies are equivalent to each other, however, the LED temperature of the present invention is 62.38° C., which is obviously lower than the 67.75° C. LED temperature of the prior-art LED assembly. Moreover, the thermal resistance Rj-s of the present invention is 7.39° C./W, which is also obviously lower than the 12.89° C./W thermal resistance of the prior-art LED assembly. - Please refer to
FIG. 12 , which is a schematic diagram showing a LED assembly according to yet another preferred embodiment of the invention. Similar to theLED assembly 10 shown inFIG. 8 , twobases sub-mounts sub-mounts sub-mounts FIG. 9 . The characteristic of the embodiment shown inFIG. 12 is that there are a plurality of parallel-connected LEDs 2 mounted on thesub-mounts FIG. 13 , the external anode and cathode electrodes connecting to thesub-mounts connected LEDs 2, such that the LED assembly of this embodiment is able to emit light brighter than that of aforementioned embodiment of the invention, and thus a high power light module can be achieved. - To sum up, the advantages of a LED assembly of the invention can be concluded as following:
-
- (1) By connecting light emitting device to sub-mounts directly by a flip chip process, the light emitting area of the LED assembly is increased and thus the brightness is enhanced.
- (2) By employing sub-mounts made of high thermal conductivity, the resulting LED assembly can have better heat dissipating path, lower thermal resistance, enhanced illuminating efficiency, higher overall brightness output, enhanced heat dissipating ability and also prolong the life of its light emitting devices.
- (3) Since the ESD protection die is suitable to be applied not only in a single chip package, but also in a serial multi-chip package or a parallel multi-chip package, the luminous flux per unit area is increase so that the LED assembly is suitable to be used in high brightness applications, such as flash light, projecting light, automobile head light, etc., or indoor/outdoor illuminating devices, such as indication light, alarming light, traffic light, automobile tail light, light source for projectors, and light source for backlight module, etc.
- (4) The damage of transient over-voltage to the high power LED assembly, which is caused by electro-static discharge, can be prevented.
- While the preferred embodiment of the invention has been set forth for the purpose of disclosure, modifications of the disclosed embodiment of the invention as well as other embodiments thereof may occur to those skilled in the art. Accordingly, the appended claims are intended to cover all embodiments which do not depart from the spirit and scope of the invention.
Claims (16)
1. A method for manufacturing a light emitting device assembly with ESD protection ability, comprising steps of:
(a) sandwiching and gluing an ESD protection die between two metal plate for forming a stacked structure, and then dicing the stacked structure into a plurality of dices;
(b) rotating a dice selected from the plural dices;
(c) connecting at least a light emitting device to the dice by a flip chip process; and
(d) connecting the two metal layers of the dice to an anode electrode and a cathode electrode in respective.
2. The method of claim 1 , wherein the thickness of each metal plate is ranged between 300 μm˜3000 μm.
3. The method of claim 1 , wherein each metal plate is made of a metal of high conductivity and high thermal conductivity, such as copper, aluminum, iron, or the alloy thereof.
4. The method of claim 1 , wherein each metal plate is made of a composite metallic material of high conductivity, high thermal conductivity and low thermal expansion coefficient, such as Cu/Mo/Cu (CMC), etc.
5. The method of claim 4 , wherein the coefficient of thermal expansion of each metal plate made of composite metallic material is ranged between 4 ppm/° C. and 10 ppm/° C.
6. The method of claim 1 , wherein the overall measure of length and width of each dice are respectively fallen in the range of 300 μm˜6000 μm.
7. The method of claim 1 , wherein the at least one light emitting is a solid-state light source.
8. The method of claim 7 , wherein the solid-state light source is a light emitting diode (LED) with a p-side electrode and an n-side electrode.
9. The method of claim 8 , wherein the p-side and the n-side electrodes are arranged at different sides of each corresponding LED while connecting electrically to the dice.
10. The method of claim 1 , wherein the light emitting surface of each light emitting device is sealed and packaged by a transparent material.
11. The method of claim 10 , wherein the transparent material is a resin selected from the group consisting of transparent resins and epoxy resin.
12. The method of claim 1 , wherein the thickness of the ESD protection die is ranged between 10 μm and 200 μm.
13. The method of claim 1 , wherein the ESD protection die is a device selected from the group consisting of a zener diode, a Schottky-barrier diode, a silicon diode, a □-V Compound diode and the combination thereof
14. The method of claim 1 , wherein the ESD protection die can be a back-to-back LED structure.
15. The method of claim 14 , wherein the polarity arrangement of the back-to-back LED structure is selected from the group consisting of PNP and NPN.
16. The method of claim 1 , wherein a multi-chip LED assembly is formed by parallelly connecting a plural of the light emitting devices while the plural parallel-connected light emitting device is connected to the dice.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/260,759 US20090053840A1 (en) | 2006-03-13 | 2008-10-29 | High power light emitting device assembly with esd protection ability and the method of manufacturing the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW095108357A TWI303872B (en) | 2006-03-13 | 2006-03-13 | High power light emitting device assembly with esd preotection ability and the method of manufacturing the same |
TW095108357 | 2006-03-13 | ||
US11/582,298 US7683396B2 (en) | 2006-03-13 | 2006-10-18 | High power light emitting device assembly utilizing ESD protective means sandwiched between dual sub-mounts |
US12/260,759 US20090053840A1 (en) | 2006-03-13 | 2008-10-29 | High power light emitting device assembly with esd protection ability and the method of manufacturing the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/582,298 Division US7683396B2 (en) | 2006-03-13 | 2006-10-18 | High power light emitting device assembly utilizing ESD protective means sandwiched between dual sub-mounts |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090053840A1 true US20090053840A1 (en) | 2009-02-26 |
Family
ID=38478027
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/582,298 Expired - Fee Related US7683396B2 (en) | 2006-03-13 | 2006-10-18 | High power light emitting device assembly utilizing ESD protective means sandwiched between dual sub-mounts |
US12/260,759 Abandoned US20090053840A1 (en) | 2006-03-13 | 2008-10-29 | High power light emitting device assembly with esd protection ability and the method of manufacturing the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/582,298 Expired - Fee Related US7683396B2 (en) | 2006-03-13 | 2006-10-18 | High power light emitting device assembly utilizing ESD protective means sandwiched between dual sub-mounts |
Country Status (2)
Country | Link |
---|---|
US (2) | US7683396B2 (en) |
TW (1) | TWI303872B (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110198644A1 (en) * | 2010-02-18 | 2011-08-18 | Sung Min Hwang | Light emitting device package and lighting system |
WO2013078077A2 (en) | 2011-11-22 | 2013-05-30 | Macdermid Acumen, Inc. | Method for treating metal surfaces |
US20130200403A1 (en) * | 2012-02-08 | 2013-08-08 | Lextar Electronics Corporation | Package structure for semiconductor light emitting device |
US20130258298A1 (en) * | 2012-04-03 | 2013-10-03 | Waitrony Optoelectronics Limited | LED image projection apparatus |
DE102014115226A1 (en) * | 2014-10-20 | 2016-04-21 | "Durable" Hunke & Jochheim Gmbh & Co. Kommanditgesellschaft | ESD protection circuit |
US9508697B2 (en) | 2014-11-06 | 2016-11-29 | Samsung Electronics Co., Ltd. | Semiconductor light emitting device and semiconductor light emitting device package including the same |
US20220352055A1 (en) * | 2021-04-30 | 2022-11-03 | Texas Instruments Incorporated | Heat-dissipating wirebonded members on package surfaces |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070015300A1 (en) * | 2005-07-15 | 2007-01-18 | Yu-Chuan Liu | Method for fabricating a light-emitting device |
US9142592B2 (en) | 2009-04-09 | 2015-09-22 | Infineon Technologies Ag | Integrated circuit including ESD device |
TWI466267B (en) * | 2009-04-30 | 2014-12-21 | Everlight Electronics Co Ltd | Light emitting diode device |
KR101092097B1 (en) * | 2009-08-31 | 2011-12-12 | 엘지이노텍 주식회사 | Light emitting diode package and facbrication method thereof |
DE102009053064A1 (en) * | 2009-11-13 | 2011-05-19 | Osram Opto Semiconductors Gmbh | Protective diode structure thin film semiconductor device and method of fabricating a thin film semiconductor device |
KR101098533B1 (en) * | 2010-03-31 | 2011-12-26 | (주)포인트엔지니어링 | Optical Element Module and fabricating method thereof |
KR101676669B1 (en) * | 2010-05-20 | 2016-11-16 | 엘지이노텍 주식회사 | Light Emitting Device |
US20120098006A1 (en) * | 2010-10-22 | 2012-04-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Light emitting diode package with photoresist reflector and method of manufacturing |
US8610161B2 (en) | 2010-10-28 | 2013-12-17 | Tsmc Solid State Lighting Ltd. | Light emitting diode optical emitter with transparent electrical connectors |
JPWO2013027413A1 (en) * | 2011-08-25 | 2015-03-05 | パナソニック株式会社 | Protective element and light emitting device using the same |
DE102012105630B4 (en) | 2012-06-27 | 2023-04-20 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Lighting arrangement with lighting device and method for operating a lighting device |
CN205508776U (en) | 2013-02-28 | 2016-08-24 | 株式会社村田制作所 | Semiconductor device |
CN205081096U (en) * | 2013-02-28 | 2016-03-09 | 株式会社村田制作所 | ESD protection device |
JPWO2014132938A1 (en) | 2013-02-28 | 2017-02-02 | 株式会社村田製作所 | Semiconductor device and ESD protection device |
WO2014162795A1 (en) | 2013-04-05 | 2014-10-09 | 株式会社村田製作所 | Esd protective device |
JP6539035B2 (en) | 2014-01-08 | 2019-07-03 | ローム株式会社 | Chip parts |
TWI714995B (en) * | 2019-03-25 | 2021-01-01 | 友達光電股份有限公司 | Backlight device and display device |
US11616052B2 (en) * | 2020-04-23 | 2023-03-28 | Innolux Corporation | Method for manufacturing electronic device with ESD protection unit |
KR20210138385A (en) * | 2020-05-12 | 2021-11-19 | 현대자동차주식회사 | Multi-layer spacer and power module of dual side cooling using thereof |
CN112614900B (en) * | 2020-11-27 | 2022-08-30 | 中国电子科技集团公司第十三研究所 | Light guide switch packaging structure |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4926242A (en) * | 1984-10-03 | 1990-05-15 | Sumitomo Electric Industries, Ltd. | Aluminum-silicon alloy heatsink for semiconductor devices |
US6054716A (en) * | 1997-01-10 | 2000-04-25 | Rohm Co., Ltd. | Semiconductor light emitting device having a protecting device |
US6333522B1 (en) * | 1997-01-31 | 2001-12-25 | Matsushita Electric Industrial Co., Ltd. | Light-emitting element, semiconductor light-emitting device, and manufacturing methods therefor |
US20030098459A1 (en) * | 2001-11-26 | 2003-05-29 | Citizen Electronics Co., Ltd. | Light emitting diode device |
US6642550B1 (en) * | 2002-08-26 | 2003-11-04 | California Micro Devices | Silicon sub-mount capable of single wire bonding and of providing ESD protection for light emitting diode devices |
US7105221B2 (en) * | 2001-07-19 | 2006-09-12 | Toray Industries, Inc. | Circuit board, laminated member for circuit board, and method for making laminated member for circuit board |
US7244965B2 (en) * | 2002-09-04 | 2007-07-17 | Cree Inc, | Power surface mount light emitting die package |
US7268014B2 (en) * | 2005-04-30 | 2007-09-11 | Samsung Electro-Mechanics Co., Ltd. | Fabrication method of light emitting diode package |
US7279724B2 (en) * | 2004-02-25 | 2007-10-09 | Philips Lumileds Lighting Company, Llc | Ceramic substrate for a light emitting diode where the substrate incorporates ESD protection |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7518158B2 (en) * | 2003-12-09 | 2009-04-14 | Cree, Inc. | Semiconductor light emitting devices and submounts |
US7528422B2 (en) * | 2006-01-20 | 2009-05-05 | Hymite A/S | Package for a light emitting element with integrated electrostatic discharge protection |
-
2006
- 2006-03-13 TW TW095108357A patent/TWI303872B/en not_active IP Right Cessation
- 2006-10-18 US US11/582,298 patent/US7683396B2/en not_active Expired - Fee Related
-
2008
- 2008-10-29 US US12/260,759 patent/US20090053840A1/en not_active Abandoned
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4926242A (en) * | 1984-10-03 | 1990-05-15 | Sumitomo Electric Industries, Ltd. | Aluminum-silicon alloy heatsink for semiconductor devices |
US6054716A (en) * | 1997-01-10 | 2000-04-25 | Rohm Co., Ltd. | Semiconductor light emitting device having a protecting device |
US6333522B1 (en) * | 1997-01-31 | 2001-12-25 | Matsushita Electric Industrial Co., Ltd. | Light-emitting element, semiconductor light-emitting device, and manufacturing methods therefor |
US7105221B2 (en) * | 2001-07-19 | 2006-09-12 | Toray Industries, Inc. | Circuit board, laminated member for circuit board, and method for making laminated member for circuit board |
US20030098459A1 (en) * | 2001-11-26 | 2003-05-29 | Citizen Electronics Co., Ltd. | Light emitting diode device |
US6642550B1 (en) * | 2002-08-26 | 2003-11-04 | California Micro Devices | Silicon sub-mount capable of single wire bonding and of providing ESD protection for light emitting diode devices |
US7244965B2 (en) * | 2002-09-04 | 2007-07-17 | Cree Inc, | Power surface mount light emitting die package |
US7279724B2 (en) * | 2004-02-25 | 2007-10-09 | Philips Lumileds Lighting Company, Llc | Ceramic substrate for a light emitting diode where the substrate incorporates ESD protection |
US7268014B2 (en) * | 2005-04-30 | 2007-09-11 | Samsung Electro-Mechanics Co., Ltd. | Fabrication method of light emitting diode package |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110198644A1 (en) * | 2010-02-18 | 2011-08-18 | Sung Min Hwang | Light emitting device package and lighting system |
US8759841B2 (en) * | 2010-02-18 | 2014-06-24 | Lg Innotek Co., Ltd. | Light emitting device package and lighting system |
WO2013078077A2 (en) | 2011-11-22 | 2013-05-30 | Macdermid Acumen, Inc. | Method for treating metal surfaces |
US20130200403A1 (en) * | 2012-02-08 | 2013-08-08 | Lextar Electronics Corporation | Package structure for semiconductor light emitting device |
US20130258298A1 (en) * | 2012-04-03 | 2013-10-03 | Waitrony Optoelectronics Limited | LED image projection apparatus |
DE102014115226A1 (en) * | 2014-10-20 | 2016-04-21 | "Durable" Hunke & Jochheim Gmbh & Co. Kommanditgesellschaft | ESD protection circuit |
DE102014115226B4 (en) | 2014-10-20 | 2022-09-22 | "Durable" Hunke & Jochheim Gmbh & Co. Kommanditgesellschaft | ESD protective circuit and LED light |
US9508697B2 (en) | 2014-11-06 | 2016-11-29 | Samsung Electronics Co., Ltd. | Semiconductor light emitting device and semiconductor light emitting device package including the same |
US20220352055A1 (en) * | 2021-04-30 | 2022-11-03 | Texas Instruments Incorporated | Heat-dissipating wirebonded members on package surfaces |
US12046542B2 (en) * | 2021-04-30 | 2024-07-23 | Texas Instruments Incorporated | Heat-dissipating wirebonded members on package surfaces |
Also Published As
Publication number | Publication date |
---|---|
US7683396B2 (en) | 2010-03-23 |
TWI303872B (en) | 2008-12-01 |
US20070210317A1 (en) | 2007-09-13 |
TW200735322A (en) | 2007-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7683396B2 (en) | High power light emitting device assembly utilizing ESD protective means sandwiched between dual sub-mounts | |
US9082921B2 (en) | Multi-die LED package | |
US10256385B2 (en) | Light emitting die (LED) packages and related methods | |
US8791471B2 (en) | Multi-chip light emitting diode modules | |
US8183592B2 (en) | Light emitting device having a pluralilty of light emitting cells and package mounting the same | |
US9627361B2 (en) | Multiple configuration light emitting devices and methods | |
US8866169B2 (en) | LED package with increased feature sizes | |
JP3713687B2 (en) | Light-emitting diode mounting structure with anti-static diode | |
US8610136B2 (en) | Thermally optimised LED chip-on-board module | |
US8183578B2 (en) | Double flip-chip LED package components | |
US8735934B2 (en) | Semiconductor light-emitting apparatus and method of fabricating the same | |
JP3673621B2 (en) | Chip light emitting device | |
JP3559435B2 (en) | Semiconductor light emitting device | |
US20120049214A1 (en) | Monolithic Multi-Junction Light Emitting Devices Including Multiple Groups of Light Emitting Diodes | |
CN102231378B (en) | Light-emitting diode (LED) packaging structure and preparation method thereof | |
US20120313115A1 (en) | Light emitter device packages, modules and methods | |
TWI458140B (en) | Thermally-enhanced hybrid led package components | |
JP2007251021A (en) | Light emitting device | |
CN100459195C (en) | Illuminator packaging structural capable of preventing electrostatic damaged and manufacturing method therefor | |
WO2013016355A1 (en) | Monolithic multi-junction light emitting devices including multiple groups of light emitting diodes | |
CN102214652B (en) | LED (light emitting diode) packaging structure and preparation method thereof | |
KR102131853B1 (en) | Light emitting diode array | |
CN102226995B (en) | LED (light-emitting diode) packaging structure and manufacturing method thereof | |
KR102412600B1 (en) | Light emitting device and lighting module having thereof | |
KR20120064838A (en) | Light emitting diode package and method of manufacturing thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |