US20080298031A1 - Shaped integrated passives - Google Patents
Shaped integrated passives Download PDFInfo
- Publication number
- US20080298031A1 US20080298031A1 US12/119,800 US11980008A US2008298031A1 US 20080298031 A1 US20080298031 A1 US 20080298031A1 US 11980008 A US11980008 A US 11980008A US 2008298031 A1 US2008298031 A1 US 2008298031A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- top surface
- electronic device
- electronic component
- groove
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 claims abstract description 77
- 238000000034 method Methods 0.000 claims abstract description 34
- 239000010409 thin film Substances 0.000 claims abstract description 34
- 239000004593 Epoxy Substances 0.000 claims abstract description 14
- 230000008878 coupling Effects 0.000 claims abstract description 8
- 238000010168 coupling process Methods 0.000 claims abstract description 8
- 238000005859 coupling reaction Methods 0.000 claims abstract description 8
- 239000000463 material Substances 0.000 claims description 31
- 238000007747 plating Methods 0.000 claims description 29
- 239000003990 capacitor Substances 0.000 claims description 14
- 238000004519 manufacturing process Methods 0.000 claims description 12
- 239000000853 adhesive Substances 0.000 claims description 4
- 230000001070 adhesive effect Effects 0.000 claims description 4
- 238000005520 cutting process Methods 0.000 claims description 4
- 238000001465 metallisation Methods 0.000 claims description 4
- 239000002184 metal Substances 0.000 claims description 3
- 229910052751 metal Inorganic materials 0.000 claims description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract description 13
- 229910052710 silicon Inorganic materials 0.000 abstract description 13
- 239000010703 silicon Substances 0.000 abstract description 13
- 235000012431 wafers Nutrition 0.000 abstract description 8
- 230000000712 assembly Effects 0.000 abstract description 6
- 238000000429 assembly Methods 0.000 abstract description 6
- 238000010276 construction Methods 0.000 abstract description 6
- 239000004020 conductor Substances 0.000 abstract description 3
- 230000037361 pathway Effects 0.000 abstract description 2
- 238000005476 soldering Methods 0.000 abstract description 2
- 238000005516 engineering process Methods 0.000 description 28
- 230000005405 multipole Effects 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 230000008030 elimination Effects 0.000 description 3
- 238000003379 elimination reaction Methods 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 238000007792 addition Methods 0.000 description 2
- 239000000919 ceramic Substances 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 230000003116 impacting effect Effects 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000005459 micromachining Methods 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000019491 signal transduction Effects 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
- H01P1/00—Auxiliary devices
- H01P1/20—Frequency-selective devices, e.g. filters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0302—Properties and characteristics in general
- H05K2201/0317—Thin film conductor layer; Thin film passive component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09145—Edge details
- H05K2201/09154—Bevelled, chamferred or tapered edge
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10045—Mounted network component having plural terminals
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
- H05K3/0052—Depaneling, i.e. dividing a panel into circuit boards; Working of the edges of circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/403—Edge contacts; Windows or holes in the substrate having plural connections on the walls thereof
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
Definitions
- the presently disclosed technology relates to shaped integrated passive devices and corresponding methodologies. More particularly, the present technology relates to construction and mounting of shaped passive devices on substrates so as to provide both mechanical and electrical connection.
- Miniature ceramic surface mount type capacitors having multiple layers have been used for some time in electronic devices such as cellular telephones, network routers, computers, and the like. The manufacturing techniques of such devices must be precise to provide for the greatly reduced size of these devices, while still affording desirable electrical operating characteristics.
- U.S. Pat. No. 6,271,598 (Vindasius et al., entitled “Conductive Epoxy Flip-Clip on Chip”) is directed to a chip-on-chip mounting arrangement wherein each of a plurality of stacked chips is provided with a beveled, insulated perimeter where a number of chips may be interconnected via conductive epoxy.
- U.S. Pat. No. 6,594,135 (Ervasti, entitled “Filter”) is directed to a multi-stage filter produced on a connection base that includes a ground potential area on the back side thereof.
- Additional publication material includes an article entitled “Silicon Micro-Machining as an Enabling Technology for Advanced Device Packaging” as published in Semiconductor Manufacturing Magazine, November 2004.
- additional patent citations include U.S. Pat. No. 7,112,879 (Fielstad et al., entitled “Microelectronic Assemblies Having Complaint Layers”); U.S. Pat. No. 6,954,130 (Marcoux, et al., entitled “Integrated Passive Components and Package With Posts”); U.S. Pat. No. 6,202,299 (DiStefano et al., entitled “Semiconductor Chip Connection Components With Adhesives and Method of Making Same”); U.S. Pat. No.
- an object of certain embodiments of the presently disclosed technology is to provide an improved design for certain components and component assemblies associated with the implementation of surface mountable devices.
- aspects of certain exemplary embodiments of the present subject matter relate to the provision of a specially shaped integrated passive device capable of providing simplified mounting on and simultaneous connection to selected electrical pathways on a printed circuit board or other mounting substrate.
- present subject matter may more generally be directed to shaped, plated side filter devices wherein the plated sides provide both mounting and grounding/power coupling functions.
- aspects of other exemplary embodiments of the present subject matter provide improved electrical coupling of certain signal pathways from a surface mount device to circuits or traces on a printed circuit board on which the device may be mounted.
- Still further aspects of yet still other embodiments of the present subject matter provide enhancements to manufacturing methodologies associated with the use of surface mount type devices.
- the present subject matter may more particularly relate to thin film filters constructed on silicon wafers.
- the silicon wafer may be preferably diced from the top surface with an angular dicing saw to produce a v-groove in the top surface.
- the v-groove may then preferably be plated with a conductive material and the individual pieces separated by grinding the back surface of the wafer down to where the grooves are intercepted.
- the plated grooves may then advantageously serve as ground or power connection points for the filter circuit as well as provide mounting functionality as the individual pieces may be secured to a mounting surface, securing (by soldering or using conductive epoxy) the pieces to a support substrate by using the metallized slopes of the plated grooves.
- the present description relates primarily to the production of surface mountable shaped passive devices embodied as thin-film filters and their particular configurations allowing improved surface mounting methodologies
- the description of such passive components does not constitute a limitation of the present technology.
- the present technology may be applied to individual resistor, capacitor, or inductor elements or circuits involving plural such elements configured in various combinations.
- the present subject matter anticipates combinations including, but not limited to, resistive and/or capacitive “ladder” configurations, resistive and/or capacitive matrix configurations and various other combinations of passive elements.
- active combinations including, but not limited to, amplifiers, oscillators, and other functional block assemblies may benefit from the present technology.
- One exemplary present embodiment relates to an integrated electronic component, comprising a printed circuit board with at least one conductive trace thereon; an electronic device characterized by opposing top and bottom surfaces, first and second side surfaces and first and second end surfaces, such electronic device comprising a circuit and at least one respective first and second connection points for such circuit formed on such top surface of such electronic device; a first portion of plating material extending from such bottom surface of the electronic device, along such first side surface of the electronic device, and onto such top surface of such electronic device, wherein such first portion of plating material forms an electrical connection to the at least one first connection point on such top surface of such electronic device; a second portion of plating material extending from such bottom surface of such electronic device, along such second side surface of the electronic device, and onto such top surface of such electronic device, wherein such second portion of plating material forms an electrical connection to the at least one second connection point on such top surface of such electronic device; and at least one portion of conductive epoxy positioned between such printed circuit board and such electronic device for mounting such electronic device to such printed circuit board
- such circuit may comprise an integrated thin-film filter including at least one inductor and at least one capacitor, or may comprise at least one of a capacitor, inductor, resistor, filter, amplifier, and oscillator.
- each of such first and second side surfaces of such electronic device may slope outwardly from such top surface of such electronic device to such bottom surface of such electronic device.
- such first portion of plating material may substantially cover such first side surface of such electronic device; and such second portion of plating material may substantially cover such second side surface of such electronic device.
- selected ones of the at least one conductive trace on such printed circuit board may provide a ground connection to selected ones of such at least one first and second connection points for the circuit, and/or selected ones of such at least one conductive trace on such printed circuit board provide a power connection to selected ones of such at least one first and second connection points for such circuit.
- such circuit may further comprise respective input and output terminals; and such printed circuit board may include respective terminal pads to which such respective input and output terminals of such circuit are electrically connected.
- further optional features may be practiced, for example, including a first wire bond connection for electrically coupling such input terminal of such circuit to one of such terminal pads on such printed circuit board; and a second wire bond connection for electrically coupling such output terminal of such circuit to one of such terminal pads on such printed circuit board.
- a surface mount electronic component may comprise a substrate characterized by opposing top and bottom surfaces, first and second side surfaces, and first and second end surfaces; a circuit, formed on such top surface of such substrate, and including at least one pair of first and second opposing connection points; a first portion of plating material, formed along such top surface of such substrate onto such at least one first connection point, and also extending from such top surface of such substrate along such first side surface of such substrate to such bottom surface of such substrate; and a second portion of plating material, formed along such top surface of such substrate onto such at least one second connection point, and also extending from such top surface of such substrate along such second side surface of such substrate to such bottom surface of such substrate.
- first and second portions of plating material are respectively configured to provide both mechanical and electrical connections for such electronic component when such electronic component is mounted in a circuit environment.
- one present exemplary methodology relates to a method of making electronic components, comprising providing a substrate characterized by respective top and bottom surfaces; forming a plurality of respective circuits on the top surface of the substrate, wherein each circuit comprises at least one connection point; forming at least one groove in the upper surface of the substrate between selected ones of the plurality of respective circuits, wherein the at least one groove is formed only partially through the substrate in a direction towards the bottom surface of the substrate; metallizing respective areas along the top surface of the substrate, wherein each metallized area extends across a given groove, onto one or more portions of the top surface of the substrate adjacent to the given groove and further into contact with at least one connection point associated with a respective circuit; and separating the plurality of respective circuits.
- such step of separating the plurality of respective circuits may comprise forming one or more cuts completely through the substrate.
- such method may further comprise a step of grinding the bottom surface of the substrate.
- step of separating the plurality of respective circuits may comprise such grinding step; and such grinding step may continue until the bottom portions of the at least one groove are reached.
- such grinding step may comprise situating the top surface of the substrate face down onto an adhesive coated material; and grinding the exposed bottom surface of the substrate.
- such step of forming at least one groove may comprise cutting a groove with a dicing saw. Still further, such step of forming at least one groove may alternatively comprise cutting one of a V-shaped groove, a rectangular groove, a multi-stepped groove, and a semi-circular groove.
- such step of metallizing respective areas may comprise plating a conductive metal; or one or more of such respective circuits may comprise a thin-film filter including at least one inductor and at least one capacitor; or selected circuits formed on the substrate may comprise one or more of a capacitor, inductor, resistor, filter, amplifier, and oscillator.
- the plurality of respective circuits may be formed on the top surface of the substrate in an array of rows of circuits; and a groove may be formed on the top surface of the substrate between each row of circuits.
- FIG. 1 illustrates a generally top, side, and end perspective view of an exemplary passive thin-film filter device constructed in accordance with the present technology
- FIG. 2 is an electrical circuit schematic representation of the exemplary filter structure illustrated in FIG. 1 ;
- FIG. 3 is a generally top, side, and end perspective view of a shaped passive thin-film filter device constructed and mounted on a substrate, in accordance with the present technology
- FIGS. 4 , 5 a, 6 , and 7 are various generally top, side, and end perspective views respectively representing various stages of construction for the shaped passive thin-film filter device constructed in accordance with the present technology.
- FIG. 5 b illustrates a partial view of an alternative embodiment of the partially constructed shaped passive thin-film filter device of FIG. 5 a showing an alternative rectangular groove arrangement.
- the present subject matter is particularly concerned with certain aspects of integrated passive devices and related technology and manufacturing methodology. More particularly, the present subject matter is concerned with improved shaped integrated passive devices designed to provide improvements in mounting and electrical connection technologies for both passive and active devices and combinations thereof, and related construction methodologies.
- FIG. 1 illustrates a generally right-side, top, end perspective view of an exemplary passive thin-film filter device generally 100 constructed in accordance with the present technology.
- Exemplary passive thin-film filter device 100 may correspond to a multi-pole filter circuit 200 , as schematically illustrated in FIG. 2 .
- Multi-pole filter circuit 200 may be constructed on silicon wafer generally 110 or other suitable substrate material including, but not limited to, high-resistivity silicon, glass, quartz, or any other insulating material using techniques for constructing such devices on silicon that are well known to those of ordinary skill in the art. As such construction techniques are well known and form no particular part of the present subject matter; such will not be further described herein.
- exemplary passive thin-film filter device 100 may include a number of components, only selected individual exemplary ones of which are herein specifically identified, including for example inductors 112 and 114 and capacitors 116 and 118 . It should be appreciated that the exact form of filter provided in association with exemplary shaped passive thin-film filter device 100 is not a limitation of the present technology but rather an example of the type of device and an exact form thereof that may be provided through use of the present technology.
- an exemplary input terminal 120 and exemplary output terminal 122 are provided for multi-pole filter circuit 200 .
- a number of ground connection or reference points 130 , 132 , 134 , and 136 are provided.
- the presence of ground connection or reference points 130 , 132 , 134 , and 136 in association with the components forming multi-pole filter circuit 200 are significant to the present subject matter in that the specific physical configuration of shaped passive thin-film filter device 100 constructed in accordance with the present technology provides advantageous and previously unknown combined mounting and electrical connection capabilities.
- respective pairs of ground connection or reference points 130 , 132 , and 134 , 136 may be electrically coupled directly together by way of plating material formed over respective portions 150 and 152 , formed respectively of upper surface 146 and respective sloped sides 142 , 144 of shaped passive thin-film filter device 100 .
- Such electrical coupling of ground connection or reference points 130 , 132 , 134 , and 136 provides a significant advance over previous connection methodologies involving similar types of devices.
- multiple wire bond connections would have been required to connect the multiple points 130 , 132 , 134 , and 136 .
- Such multiple connection wire bonding technology not only requires significant costs in both labor and time for production, but results in multiple points where manufacturing problems may occur as well as multiple opportunities for impacting electrical characteristics of the mounted device by way of possible variations in bonding contact resistance as well as variations in lead length of the wire bonds themselves resulting in variations in inductance to ground or other connections.
- side portions 142 , 144 of an exemplary embodiment of shaped passive thin-film filter device 100 are sloped outwardly from a top surface 146 toward a bottom surface 148 . It should be appreciated, however, that alternative shapes for side portions 142 , 144 are possible as will be further addressed hereinbelow with reference to FIG. 5 b. An exemplary methodology for achieving such sloped configuration will be discussed more fully hereinbelow with respect to FIGS. 4-7 .
- sloped side portions 142 , 144 represents an advantageous aspect of certain embodiments of the present subject matter. More particularly, sloped side portions 142 , 144 may be conductively plated so as to provide not only electrical connection points for selected components of filter 200 but so as to also provide a simplified mounting capability for the finished shaped passive thin-film filter device 100 .
- Conductive plating material may correspond to gold plating or other appropriate conductive materials, the selection of which materials is known to those of ordinary skill in the art without additional discussion.
- the exemplary finished shaped passive thin-film filter device 100 of the present subject matter may be mounted to an exemplary printed circuit board 300 or other suitable substrate by way of representative conductive epoxy 310 .
- Conductive epoxy 310 may extend beneath passive thin-film filter device 100 as illustrated in FIG. 3 at reference area 312 so that both mechanical and electrical connections may be implemented with selected portions of printed circuit board 300 .
- passive thin-film filter device 100 and particularly also the conductive plating formed on sloped sides 142 , 144 , may be respectively mechanically and electrically coupled to, for example, respective conductive traces 330 , 332 on printed circuit board 300 .
- conductive traces 330 , 332 may be electrically coupled together by portion 312 of conductive epoxy 310 .
- conductive epoxy 310 may be placed only at the edges of plated sloped sides 142 , 144 so that an electrical connection may not be completed between conductive traces 330 , 332 .
- conductive traces 330 , 332 are designed to provide a ground or reference connection for the thin-film filter device 100 as illustrated, the electrical connection of traces 330 , 332 may be appropriate. In fact, traces 330 , 332 may actually be connected on the substrate or might correspond to a singe trace.
- traces 330 , 332 may correspond to power rails providing operating power to device 100 and, therefore should not be connected together.
- conductive epoxy 310 may be applied only in the areas adjacent the junctures of sloped sides 142 , 144 and bottom surface 148 .
- input terminal 120 of thin-film filter device 100 may be connected to terminal pad 320 on printed circuit board 300 such as by way of wire bond connection 220 .
- Terminal pad 320 may, in turn, be coupled to other components or circuitry (for the sake of clarity, not presently illustrated) on printed circuit board 300 .
- output terminal 122 of thin-film filter device 100 may be connected to output terminal pad 322 such as by way of wire bond connection 222 .
- output terminal pad 322 may also be connected to additional components or circuitry (not presently illustrated) on printed circuit board 300 .
- mechanical and electrical connection of thin-film filter device 100 may be accomplished simply and effectively in accordance with the present technology, for example, through the use of conductive epoxy 310 and two wire bonds.
- conductive epoxy 310 and two wire bonds.
- mounting of a similar filter or other devices would have required many additional wire bonds to provide an alternative to the connections supplied by the conductive epoxy and plated slope technology in accordance with the present subject matter.
- an important aspect of the present subject matter relates to the improved electrical characteristics obtained through implementation of the present subject matter. More specifically, by elimination of the previously required plurality of wire bonds, variations and reduction in or elimination of connecting line inductance and resistance are provided by application of the present subject matter. In particular the elimination of undesirable inductance produced by previously employed wire bonds translates to significant improvement in the high-frequency behavior of the filter.
- FIGS. 4 , 5 a, 6 , and 7 exemplary methodology for constructing exemplary thin-film filter device 100 in accordance with the present technology will be described.
- FIG. 4 several of thin-film filters representatively illustrated at 410 , 420 may be constructed on silicon wafer 400 using techniques well known to those of ordinary skill in the art. It should be appreciated that there may, in fact, be many more than the six devices illustrated constructed simultaneously on wafer 400 .
- V-shaped grooves 510 , 512 , 514 , and 516 may be cut or formed along the longer sides of thin-film filters 410 , 420 , for example, such as by using an angular dicing saw. As illustrated in FIG. 5 a, V-shaped grooves 510 , 512 , 514 , and 516 are formed only partially through silicon substrate 400 . A metallization process as represented in FIG. 6 may then be employed to metallize the V-shaped grooves as well as portions 150 , 152 of the upper surface 146 of silicon substrate 400 .
- Metallization portions 150 , 152 extend sufficiently over upper surface 146 of silicon substrate 400 so as to contact and electrically connect with ground connection or reference points 130 , 132 , 134 , and 136 , as previously discussed with reference to present FIGS. 1 and 2 .
- FIG. 5 b it should be appreciated that other groove configurations may be employed without departing from the spirit and scope of the present subject matter.
- a portion of a second exemplary embodiment of the present subject matter is illustrated in FIG. 5 b wherein rectangular grooves 510 ′, 512 ′ have been provided.
- the exact shape of the groove is not a limitation of the present subject matter as appropriate grooves may be provided in many forms.
- Non-limiting additional examples may include multi-stepped grooves, semi-circular grooves or other configuration. The grooves simply need to be configured so as to penetrate only partially through the substrate and be configured so as to permit plating or metallization as previously described.
- Final steps in the production of individual shaped passive thin-film filter devices 100 may require backgrinding of silicon substrate 400 , and the introduction of one or more straight or other suitable cuts through substrate 400 as, for example, illustrated at cut line 6 - 6 of FIG. 6 .
- Backgrinding that is, the removal of a portion of the rear side of silicon substrate 400 by grinding, may be achieved such as by situating substrate 400 face down onto an adhesive coated material and thereafter grinding the exposed rear surface. Such grinding may continue until the bottom portions of V-shaped grooves 510 , 512 , 514 , and 516 are reached, generally as illustrated at about line 600 ( FIG. 6 ).
- Final cuts along line 6 - 6 of FIG. 6 may then be used to separate the individual shaped passive thin-film filter devices 100 , completion of which is as illustrated in FIG. 7 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Coils Or Transformers For Communication (AREA)
- Filters And Equalizers (AREA)
Abstract
Description
- This application claims the benefit of previously filed U.S. Provisional Application entitled “SHAPED INTEGRATED PASSIVES,” assigned U.S. Ser. No. 60/932,153, filed May 29, 2007, and which is incorporated herein by reference for all purposes.
- The presently disclosed technology relates to shaped integrated passive devices and corresponding methodologies. More particularly, the present technology relates to construction and mounting of shaped passive devices on substrates so as to provide both mechanical and electrical connection.
- High density mounting of electronic components on printed circuit boards and other substrates is common in the electronics industry. Miniature ceramic surface mount type capacitors having multiple layers have been used for some time in electronic devices such as cellular telephones, network routers, computers, and the like. The manufacturing techniques of such devices must be precise to provide for the greatly reduced size of these devices, while still affording desirable electrical operating characteristics.
- More recently it has become desirable to provide further types of components and various sub-circuits in on-board mountable form. Several United States patents are directed to various aspects of electronic component manufacture and mounting techniques. For example, U.S. Pat. No. 6,271,598 (Vindasius et al., entitled “Conductive Epoxy Flip-Clip on Chip”) is directed to a chip-on-chip mounting arrangement wherein each of a plurality of stacked chips is provided with a beveled, insulated perimeter where a number of chips may be interconnected via conductive epoxy. U.S. Pat. No. 6,594,135 (Ervasti, entitled “Filter”) is directed to a multi-stage filter produced on a connection base that includes a ground potential area on the back side thereof.
- Additional publication material includes an article entitled “Silicon Micro-Machining as an Enabling Technology for Advanced Device Packaging” as published in Semiconductor Manufacturing Magazine, November 2004. Also, additional patent citations include U.S. Pat. No. 7,112,879 (Fielstad et al., entitled “Microelectronic Assemblies Having Complaint Layers”); U.S. Pat. No. 6,954,130 (Marcoux, et al., entitled “Integrated Passive Components and Package With Posts”); U.S. Pat. No. 6,202,299 (DiStefano et al., entitled “Semiconductor Chip Connection Components With Adhesives and Method of Making Same”); U.S. Pat. No. 5,877,551 (Tostado et al., entitled “Semiconductor Package Having a Ground or Power Ring and a Metal Substrate”); U.S. Pat. No. 4,670,770 (Tai, entitled “Integrated Circuit Chip and Substrate Assembly”); U.S. Pat. No. 4,431,977 (Sokola et al., entitled “Ceramic Bandpass Filter”).
- For some time, the design of various electronic components has been driven by a general industry trend toward miniaturization and ease of incorporation of components into new or existing applications. In such regard, a need exists for smaller electronic components having exceptional operating characteristics. For example, some applications require the use of passive devices exhibiting various characteristics including capacitive, inductive, and/or resistive characteristics or combination assemblies thereof, but are severely limited in the amount of space (known as “real estate”) such devices may occupy on a circuit board. It is important that such devices or combinations be configured for maximum ease of physical and electrical attachment to such circuit boards while occupying the least amount of“real estate” possible.
- While various implementations of surface mount passive devices and assemblies have been developed, no design has emerged that generally encompasses all of the desired characteristics as hereafter presented in accordance with the subject technology.
- The present subject matter recognizes and addresses several of the foregoing issues, and others concerning certain aspects of integrated passive devices. Thus, broadly speaking, an object of certain embodiments of the presently disclosed technology is to provide an improved design for certain components and component assemblies associated with the implementation of surface mountable devices.
- Aspects of certain exemplary embodiments of the present subject matter relate to the provision of a specially shaped integrated passive device capable of providing simplified mounting on and simultaneous connection to selected electrical pathways on a printed circuit board or other mounting substrate. In other present aspects, present subject matter may more generally be directed to shaped, plated side filter devices wherein the plated sides provide both mounting and grounding/power coupling functions.
- Aspects of other exemplary embodiments of the present subject matter provide improved electrical coupling of certain signal pathways from a surface mount device to circuits or traces on a printed circuit board on which the device may be mounted.
- Still further aspects of yet still other embodiments of the present subject matter provide enhancements to manufacturing methodologies associated with the use of surface mount type devices.
- Still further, it is to be understood that the present technology equally applies to the resulting devices and structures disclosed and/or discussed herewith, as well as the corresponding involved methodologies.
- In other present exemplary aspects, the present subject matter may more particularly relate to thin film filters constructed on silicon wafers. With such exemplary devices constructed as herein, following such filter construction, the silicon wafer may be preferably diced from the top surface with an angular dicing saw to produce a v-groove in the top surface. The v-groove may then preferably be plated with a conductive material and the individual pieces separated by grinding the back surface of the wafer down to where the grooves are intercepted. The plated grooves may then advantageously serve as ground or power connection points for the filter circuit as well as provide mounting functionality as the individual pieces may be secured to a mounting surface, securing (by soldering or using conductive epoxy) the pieces to a support substrate by using the metallized slopes of the plated grooves.
- Further still, it should be strictly understood that while the present description relates primarily to the production of surface mountable shaped passive devices embodied as thin-film filters and their particular configurations allowing improved surface mounting methodologies, the description of such passive components does not constitute a limitation of the present technology. For example, the present technology may be applied to individual resistor, capacitor, or inductor elements or circuits involving plural such elements configured in various combinations. As such, the present subject matter anticipates combinations including, but not limited to, resistive and/or capacitive “ladder” configurations, resistive and/or capacitive matrix configurations and various other combinations of passive elements.
- Yet further still it should be appreciated that certain aspects of the present subject matter may be applied to individual active components or combinations thereof with passive components. For example, active combinations including, but not limited to, amplifiers, oscillators, and other functional block assemblies may benefit from the present technology.
- One exemplary present embodiment relates to an integrated electronic component, comprising a printed circuit board with at least one conductive trace thereon; an electronic device characterized by opposing top and bottom surfaces, first and second side surfaces and first and second end surfaces, such electronic device comprising a circuit and at least one respective first and second connection points for such circuit formed on such top surface of such electronic device; a first portion of plating material extending from such bottom surface of the electronic device, along such first side surface of the electronic device, and onto such top surface of such electronic device, wherein such first portion of plating material forms an electrical connection to the at least one first connection point on such top surface of such electronic device; a second portion of plating material extending from such bottom surface of such electronic device, along such second side surface of the electronic device, and onto such top surface of such electronic device, wherein such second portion of plating material forms an electrical connection to the at least one second connection point on such top surface of such electronic device; and at least one portion of conductive epoxy positioned between such printed circuit board and such electronic device for mounting such electronic device to such printed circuit board and for electrically connecting such first and second portions of plating material to the at least one conductive trace located on such printed circuit board.
- In various alternatives of the foregoing exemplary embodiment, such circuit may comprise an integrated thin-film filter including at least one inductor and at least one capacitor, or may comprise at least one of a capacitor, inductor, resistor, filter, amplifier, and oscillator.
- In other present exemplary alternative arrangements of the foregoing, each of such first and second side surfaces of such electronic device may slope outwardly from such top surface of such electronic device to such bottom surface of such electronic device.
- In yet other present alternatives, such first portion of plating material may substantially cover such first side surface of such electronic device; and such second portion of plating material may substantially cover such second side surface of such electronic device.
- In other present exemplary alternatives of the foregoing, selected ones of the at least one conductive trace on such printed circuit board may provide a ground connection to selected ones of such at least one first and second connection points for the circuit, and/or selected ones of such at least one conductive trace on such printed circuit board provide a power connection to selected ones of such at least one first and second connection points for such circuit.
- In the foregoing exemplary integrated electronic component, in some alternatives thereof such circuit may further comprise respective input and output terminals; and such printed circuit board may include respective terminal pads to which such respective input and output terminals of such circuit are electrically connected. In such alternatives, further optional features may be practiced, for example, including a first wire bond connection for electrically coupling such input terminal of such circuit to one of such terminal pads on such printed circuit board; and a second wire bond connection for electrically coupling such output terminal of such circuit to one of such terminal pads on such printed circuit board.
- In yet another present exemplary embodiment of the present subject matter, a surface mount electronic component may comprise a substrate characterized by opposing top and bottom surfaces, first and second side surfaces, and first and second end surfaces; a circuit, formed on such top surface of such substrate, and including at least one pair of first and second opposing connection points; a first portion of plating material, formed along such top surface of such substrate onto such at least one first connection point, and also extending from such top surface of such substrate along such first side surface of such substrate to such bottom surface of such substrate; and a second portion of plating material, formed along such top surface of such substrate onto such at least one second connection point, and also extending from such top surface of such substrate along such second side surface of such substrate to such bottom surface of such substrate. In the foregoing exemplary embodiment, preferably such first and second portions of plating material are respectively configured to provide both mechanical and electrical connections for such electronic component when such electronic component is mounted in a circuit environment.
- It should be understood that the present subject matter is equally applicable to corresponding methodologies. For example, one present exemplary methodology relates to a method of making electronic components, comprising providing a substrate characterized by respective top and bottom surfaces; forming a plurality of respective circuits on the top surface of the substrate, wherein each circuit comprises at least one connection point; forming at least one groove in the upper surface of the substrate between selected ones of the plurality of respective circuits, wherein the at least one groove is formed only partially through the substrate in a direction towards the bottom surface of the substrate; metallizing respective areas along the top surface of the substrate, wherein each metallized area extends across a given groove, onto one or more portions of the top surface of the substrate adjacent to the given groove and further into contact with at least one connection point associated with a respective circuit; and separating the plurality of respective circuits.
- In alternatives of the foregoing exemplary method, such step of separating the plurality of respective circuits may comprise forming one or more cuts completely through the substrate.
- In other present alternatives, such method may further comprise a step of grinding the bottom surface of the substrate. In such alternative, such step of separating the plurality of respective circuits may comprise such grinding step; and such grinding step may continue until the bottom portions of the at least one groove are reached.
- In other present alternatives of the foregoing, such grinding step may comprise situating the top surface of the substrate face down onto an adhesive coated material; and grinding the exposed bottom surface of the substrate.
- In yet other present alternative methodologies, such step of forming at least one groove may comprise cutting a groove with a dicing saw. Still further, such step of forming at least one groove may alternatively comprise cutting one of a V-shaped groove, a rectangular groove, a multi-stepped groove, and a semi-circular groove.
- In other present exemplary alternative methodologies, such step of metallizing respective areas may comprise plating a conductive metal; or one or more of such respective circuits may comprise a thin-film filter including at least one inductor and at least one capacitor; or selected circuits formed on the substrate may comprise one or more of a capacitor, inductor, resistor, filter, amplifier, and oscillator. In still further present alternatives, the plurality of respective circuits may be formed on the top surface of the substrate in an array of rows of circuits; and a groove may be formed on the top surface of the substrate between each row of circuits.
- Additional objects and advantages of the present subject matter are set forth in, or will be apparent to those of ordinary skill in the art from, the detailed description herein. Also, it should be further appreciated by those of ordinary skill in the art that modifications and variations to the specifically illustrated, referenced, and discussed features and/or steps hereof may be practiced in various embodiments and uses of the disclosed technology without departing from the spirit and scope thereof, by virtue of present reference thereto. Such variations may include, but are not limited to, substitution of equivalent means, steps, features, or materials for those shown, referenced, or discussed, and the functional, operational, or positional reversal of various parts, features, steps, or the like.
- Still further, it is to be understood that different embodiments, as well as different presently preferred embodiments, of this technology may include various combinations or configurations of presently disclosed steps, features or elements, or their equivalents (including combinations of features, configurations, or steps thereof not expressly shown in the figures or stated in the detailed description).
- A full and enabling description of the present subject matter, including the best mode thereof, directed to one of ordinary skill in the art, is set forth in the specification, which makes reference to the appended figures, in which:
-
FIG. 1 illustrates a generally top, side, and end perspective view of an exemplary passive thin-film filter device constructed in accordance with the present technology; -
FIG. 2 is an electrical circuit schematic representation of the exemplary filter structure illustrated inFIG. 1 ; -
FIG. 3 is a generally top, side, and end perspective view of a shaped passive thin-film filter device constructed and mounted on a substrate, in accordance with the present technology; -
FIGS. 4 , 5 a, 6, and 7 are various generally top, side, and end perspective views respectively representing various stages of construction for the shaped passive thin-film filter device constructed in accordance with the present technology; and -
FIG. 5 b illustrates a partial view of an alternative embodiment of the partially constructed shaped passive thin-film filter device ofFIG. 5 a showing an alternative rectangular groove arrangement. - Repeat use of reference characters throughout the present specification and appended drawings is intended to represent same or analogous features, elements, or steps of the present subject matter.
- As discussed in the Summary of the Invention section, the present subject matter is particularly concerned with certain aspects of integrated passive devices and related technology and manufacturing methodology. More particularly, the present subject matter is concerned with improved shaped integrated passive devices designed to provide improvements in mounting and electrical connection technologies for both passive and active devices and combinations thereof, and related construction methodologies.
- Selected combinations of aspects of the disclosed technology correspond to a plurality of different embodiments of the present subject matter. It should be noted that each of the exemplary embodiments presented and discussed herein should not insinuate limitations of the present subject matter. Features or steps illustrated or described as part of one embodiment may be used in combination with aspects of another embodiment to yield yet further embodiments. In additional, certain features may be interchanged with similar devices or features not expressly mentioned which perform the same or similar function.
- Reference will now be made in detail to exemplary presently preferred embodiments involving an exemplary shaped integrated passive thin-film filter device generally 100. Referring now to the drawings,
FIG. 1 illustrates a generally right-side, top, end perspective view of an exemplary passive thin-film filter device generally 100 constructed in accordance with the present technology. - Exemplary passive thin-
film filter device 100 may correspond to amulti-pole filter circuit 200, as schematically illustrated inFIG. 2 .Multi-pole filter circuit 200 may be constructed on silicon wafer generally 110 or other suitable substrate material including, but not limited to, high-resistivity silicon, glass, quartz, or any other insulating material using techniques for constructing such devices on silicon that are well known to those of ordinary skill in the art. As such construction techniques are well known and form no particular part of the present subject matter; such will not be further described herein. - As may be observed from a comparison of present
FIGS. 1 and 2 , exemplary passive thin-film filter device 100 may include a number of components, only selected individual exemplary ones of which are herein specifically identified, including forexample inductors capacitors film filter device 100 is not a limitation of the present technology but rather an example of the type of device and an exact form thereof that may be provided through use of the present technology. - With further reference to
FIGS. 1 and 2 , it will be noticed that anexemplary input terminal 120 andexemplary output terminal 122 are provided formulti-pole filter circuit 200. Further, a number of ground connection orreference points reference points multi-pole filter circuit 200, are significant to the present subject matter in that the specific physical configuration of shaped passive thin-film filter device 100 constructed in accordance with the present technology provides advantageous and previously unknown combined mounting and electrical connection capabilities. - More particularly, as may be seen from
FIG. 1 , respective pairs of ground connection orreference points respective portions upper surface 146 and respectivesloped sides film filter device 100. Such electrical coupling of ground connection orreference points - Prior to the development of the present technology, multiple wire bond connections would have been required to connect the
multiple points - Devices constructed in accordance the present technology avoid all such potential problems by providing much improved capabilities and characteristics. More specifically, it will be noticed that
side portions film filter device 100 are sloped outwardly from atop surface 146 toward abottom surface 148. It should be appreciated, however, that alternative shapes forside portions FIG. 5 b. An exemplary methodology for achieving such sloped configuration will be discussed more fully hereinbelow with respect toFIGS. 4-7 . - The provision of sloped
side portions side portions filter 200 but so as to also provide a simplified mounting capability for the finished shaped passive thin-film filter device 100. Conductive plating material may correspond to gold plating or other appropriate conductive materials, the selection of which materials is known to those of ordinary skill in the art without additional discussion. - As may be further seen in present
FIG. 3 , the exemplary finished shaped passive thin-film filter device 100 of the present subject matter may be mounted to an exemplary printedcircuit board 300 or other suitable substrate by way of representativeconductive epoxy 310.Conductive epoxy 310 may extend beneath passive thin-film filter device 100 as illustrated inFIG. 3 atreference area 312 so that both mechanical and electrical connections may be implemented with selected portions of printedcircuit board 300. As illustrated inFIG. 3 , passive thin-film filter device 100, and particularly also the conductive plating formed on slopedsides conductive traces circuit board 300. - In an exemplary configuration where
conductive epoxy 310 extends beneathdevice 100,conductive traces portion 312 ofconductive epoxy 310. Alternatively,conductive epoxy 310 may be placed only at the edges of platedsloped sides conductive traces conductive traces film filter device 100 as illustrated, the electrical connection oftraces - In alternative embodiments, also in accordance with the present subject matter, where
device 100 may correspond to alternative type devices including matrix or ladder type configurations of resistor and/or capacitor combinations (or alternatively yet, active device configurations as previously mentioned hereinabove), traces 330, 332 may correspond to power rails providing operating power todevice 100 and, therefore should not be connected together. In such instances, as will be understood by those of ordinary skill in the art,conductive epoxy 310 may be applied only in the areas adjacent the junctures of slopedsides bottom surface 148. - With further reference to
FIG. 3 , it will be seen thatinput terminal 120 of thin-film filter device 100 may be connected toterminal pad 320 on printedcircuit board 300 such as by way ofwire bond connection 220.Terminal pad 320 may, in turn, be coupled to other components or circuitry (for the sake of clarity, not presently illustrated) on printedcircuit board 300. Likewise,output terminal 122 of thin-film filter device 100 may be connected tooutput terminal pad 322 such as by way ofwire bond connection 222. In a manner similar to that associated withinput terminal pad 320,output terminal pad 322 may also be connected to additional components or circuitry (not presently illustrated) on printedcircuit board 300. - As may be seen with still further reference to
FIG. 3 , mechanical and electrical connection of thin-film filter device 100 may be accomplished simply and effectively in accordance with the present technology, for example, through the use ofconductive epoxy 310 and two wire bonds. Previously, mounting of a similar filter or other devices would have required many additional wire bonds to provide an alternative to the connections supplied by the conductive epoxy and plated slope technology in accordance with the present subject matter. - As mentioned previously, an important aspect of the present subject matter relates to the improved electrical characteristics obtained through implementation of the present subject matter. More specifically, by elimination of the previously required plurality of wire bonds, variations and reduction in or elimination of connecting line inductance and resistance are provided by application of the present subject matter. In particular the elimination of undesirable inductance produced by previously employed wire bonds translates to significant improvement in the high-frequency behavior of the filter.
- With reference now to
FIGS. 4 , 5 a, 6, and 7, exemplary methodology for constructing exemplary thin-film filter device 100 in accordance with the present technology will be described. As may be seen inFIG. 4 , several of thin-film filters representatively illustrated at 410, 420 may be constructed onsilicon wafer 400 using techniques well known to those of ordinary skill in the art. It should be appreciated that there may, in fact, be many more than the six devices illustrated constructed simultaneously onwafer 400. - Following formation of the multiple thin-
film filters grooves FIG. 5 a) may be cut or formed along the longer sides of thin-film filters FIG. 5 a, V-shapedgrooves silicon substrate 400. A metallization process as represented inFIG. 6 may then be employed to metallize the V-shaped grooves as well asportions upper surface 146 ofsilicon substrate 400.Metallization portions upper surface 146 ofsilicon substrate 400 so as to contact and electrically connect with ground connection orreference points FIGS. 1 and 2 . - With brief reference to
FIG. 5 b, it should be appreciated that other groove configurations may be employed without departing from the spirit and scope of the present subject matter. In that light, a portion of a second exemplary embodiment of the present subject matter is illustrated inFIG. 5 b whereinrectangular grooves 510′, 512′ have been provided. It should be farther appreciated that the exact shape of the groove is not a limitation of the present subject matter as appropriate grooves may be provided in many forms. Non-limiting additional examples may include multi-stepped grooves, semi-circular grooves or other configuration. The grooves simply need to be configured so as to penetrate only partially through the substrate and be configured so as to permit plating or metallization as previously described. - Final steps in the production of individual shaped passive thin-
film filter devices 100 may require backgrinding ofsilicon substrate 400, and the introduction of one or more straight or other suitable cuts throughsubstrate 400 as, for example, illustrated at cut line 6-6 ofFIG. 6 . Backgrinding, that is, the removal of a portion of the rear side ofsilicon substrate 400 by grinding, may be achieved such as by situatingsubstrate 400 face down onto an adhesive coated material and thereafter grinding the exposed rear surface. Such grinding may continue until the bottom portions of V-shapedgrooves FIG. 6 ). Final cuts along line 6-6 ofFIG. 6 may then be used to separate the individual shaped passive thin-film filter devices 100, completion of which is as illustrated inFIG. 7 . - While the present subject matter has been described in detail with respect to specific embodiments thereof, it will be appreciated that those skilled in the art, upon attaining an understanding of the foregoing may readily adapt the present technology for alterations or additions to, variations of, and/or equivalents to such embodiments. Accordingly, the scope of the present disclosure is by way of example rather than by way of limitation, and the subject disclosure does not preclude inclusion of such modifications, variations, and/or additions to the present subject matter as would be readily apparent to one of ordinary skill in the art.
Claims (30)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/119,800 US8208266B2 (en) | 2007-05-29 | 2008-05-13 | Shaped integrated passives |
JP2008137994A JP2009105873A (en) | 2007-05-29 | 2008-05-27 | Shaped integrated passive devices |
CN200810142803.5A CN101315998B (en) | 2007-05-29 | 2008-05-29 | Shaped integrated passive devices |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US93215307P | 2007-05-29 | 2007-05-29 | |
US12/119,800 US8208266B2 (en) | 2007-05-29 | 2008-05-13 | Shaped integrated passives |
Publications (2)
Publication Number | Publication Date |
---|---|
US20080298031A1 true US20080298031A1 (en) | 2008-12-04 |
US8208266B2 US8208266B2 (en) | 2012-06-26 |
Family
ID=40087914
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/119,800 Active 2031-03-30 US8208266B2 (en) | 2007-05-29 | 2008-05-13 | Shaped integrated passives |
Country Status (3)
Country | Link |
---|---|
US (1) | US8208266B2 (en) |
JP (1) | JP2009105873A (en) |
CN (1) | CN101315998B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP4194757A1 (en) * | 2021-12-10 | 2023-06-14 | E.G.O. Elektro-Gerätebau GmbH | Operating device for an electrical domestic appliance and electrical domestic appliance |
US20230187106A1 (en) * | 2021-12-10 | 2023-06-15 | Qualcomm Incorporated | Esl-less ac resistor for high frequency applications |
EP4203631A1 (en) * | 2021-12-22 | 2023-06-28 | Yageo Nexensos GmbH | Smd component with bevelled edges |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9450556B2 (en) * | 2009-10-16 | 2016-09-20 | Avx Corporation | Thin film surface mount components |
Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4472762A (en) * | 1980-09-25 | 1984-09-18 | Texas Instruments Incorporated | Electronic circuit interconnection system |
US5111179A (en) * | 1989-10-20 | 1992-05-05 | Sfernice Societe Francaise Des L'electro-Resistance | Chip form of surface mounted electrical resistance and its manufacturing method |
US5821762A (en) * | 1994-02-28 | 1998-10-13 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device, production method therefor, method for testing semiconductor elements, test substrate for the method and method for producing the test substrate |
US5917403A (en) * | 1996-03-08 | 1999-06-29 | Matsushita Electric Industrial Co., Ltd. | Resistor composition and resistors using the same |
US5959846A (en) * | 1996-12-26 | 1999-09-28 | Citizen Electronics, Co., Ltd. | Modular surface mount circuit device and a manufacturing method thereof |
US5994996A (en) * | 1996-09-13 | 1999-11-30 | U.S. Philips Corporation | Thin-film resistor and resistance material for a thin-film resistor |
US6083766A (en) * | 1999-07-01 | 2000-07-04 | Viking Tech Corporation | Packaging method of thin film passive components on silicon chip |
US6111306A (en) * | 1993-12-06 | 2000-08-29 | Fujitsu Limited | Semiconductor device and method of producing the same and semiconductor device unit and method of producing the same |
US6121637A (en) * | 1997-10-03 | 2000-09-19 | Rohm Co., Ltd. | Semiconductor light emitting device with increased luminous power |
US6297551B1 (en) * | 1999-09-22 | 2001-10-02 | Agere Systems Guardian Corp. | Integrated circuit packages with improved EMI characteristics |
US6304167B1 (en) * | 1997-07-09 | 2001-10-16 | Matsushita Electric Industrial Co., Ltd. | Resistor and method for manufacturing the same |
US6359546B1 (en) * | 1999-01-27 | 2002-03-19 | Samsung Electro-Mechanics Co., Ltd. | Chip device, and method of making the same |
US6441475B2 (en) * | 1999-09-13 | 2002-08-27 | Vishay Intertechnology, Inc. | Chip scale surface mount package for semiconductor device and process of fabricating the same |
US6465883B2 (en) * | 1998-07-08 | 2002-10-15 | Telefonaktiebolaget Lm Ericsson (Publ) | Capsule for at least one high power transistor chip for high frequencies |
US6492896B2 (en) * | 2000-07-10 | 2002-12-10 | Rohm Co., Ltd. | Chip resistor |
US6714420B2 (en) * | 2000-05-30 | 2004-03-30 | Alps Electric Co., Ltd. | Electronic circuit unit that is suitable for miniaturization and suitable for simple output adjustment |
US6914267B2 (en) * | 1999-06-23 | 2005-07-05 | Citizen Electronics Co. Ltd. | Light emitting diode |
US7161459B2 (en) * | 2001-01-25 | 2007-01-09 | Matsushita Electric Industrial Co., Ltd. | Chip-type electronic component and chip resistor |
US7285847B2 (en) * | 2003-06-11 | 2007-10-23 | Samsung Electronics Co., Ltd. | Chip stack package, connecting board, and method of connecting chips |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4431977A (en) | 1982-02-16 | 1984-02-14 | Motorola, Inc. | Ceramic bandpass filter |
US4670770A (en) | 1984-02-21 | 1987-06-02 | American Telephone And Telegraph Company | Integrated circuit chip-and-substrate assembly |
US5548091A (en) | 1993-10-26 | 1996-08-20 | Tessera, Inc. | Semiconductor chip connection components with adhesives and methods for bonding to the chip |
US6284563B1 (en) | 1995-10-31 | 2001-09-04 | Tessera, Inc. | Method of making compliant microelectronic assemblies |
US5877551A (en) | 1996-11-18 | 1999-03-02 | Olin Corporation | Semiconductor package having a ground or power ring and a metal substrate |
JPH09320802A (en) * | 1996-05-29 | 1997-12-12 | Matsushita Electric Ind Co Ltd | Resistor |
US6414585B1 (en) | 1997-05-13 | 2002-07-02 | Chipscale, Inc. | Integrated passive components and package with posts |
US6271598B1 (en) | 1997-07-29 | 2001-08-07 | Cubic Memory, Inc. | Conductive epoxy flip-chip on chip |
JP2000036621A (en) * | 1998-07-16 | 2000-02-02 | Shichizun Denshi:Kk | Electrode structure of side-surface electronic component |
FI113576B (en) | 1999-05-19 | 2004-05-14 | Adc Solitra Oy | Filter |
-
2008
- 2008-05-13 US US12/119,800 patent/US8208266B2/en active Active
- 2008-05-27 JP JP2008137994A patent/JP2009105873A/en active Pending
- 2008-05-29 CN CN200810142803.5A patent/CN101315998B/en not_active Expired - Fee Related
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4472762A (en) * | 1980-09-25 | 1984-09-18 | Texas Instruments Incorporated | Electronic circuit interconnection system |
US5111179A (en) * | 1989-10-20 | 1992-05-05 | Sfernice Societe Francaise Des L'electro-Resistance | Chip form of surface mounted electrical resistance and its manufacturing method |
US6111306A (en) * | 1993-12-06 | 2000-08-29 | Fujitsu Limited | Semiconductor device and method of producing the same and semiconductor device unit and method of producing the same |
US5821762A (en) * | 1994-02-28 | 1998-10-13 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device, production method therefor, method for testing semiconductor elements, test substrate for the method and method for producing the test substrate |
US5917403A (en) * | 1996-03-08 | 1999-06-29 | Matsushita Electric Industrial Co., Ltd. | Resistor composition and resistors using the same |
US5994996A (en) * | 1996-09-13 | 1999-11-30 | U.S. Philips Corporation | Thin-film resistor and resistance material for a thin-film resistor |
US5959846A (en) * | 1996-12-26 | 1999-09-28 | Citizen Electronics, Co., Ltd. | Modular surface mount circuit device and a manufacturing method thereof |
US6304167B1 (en) * | 1997-07-09 | 2001-10-16 | Matsushita Electric Industrial Co., Ltd. | Resistor and method for manufacturing the same |
US6121637A (en) * | 1997-10-03 | 2000-09-19 | Rohm Co., Ltd. | Semiconductor light emitting device with increased luminous power |
US6465883B2 (en) * | 1998-07-08 | 2002-10-15 | Telefonaktiebolaget Lm Ericsson (Publ) | Capsule for at least one high power transistor chip for high frequencies |
US6359546B1 (en) * | 1999-01-27 | 2002-03-19 | Samsung Electro-Mechanics Co., Ltd. | Chip device, and method of making the same |
US6914267B2 (en) * | 1999-06-23 | 2005-07-05 | Citizen Electronics Co. Ltd. | Light emitting diode |
US6083766A (en) * | 1999-07-01 | 2000-07-04 | Viking Tech Corporation | Packaging method of thin film passive components on silicon chip |
US6441475B2 (en) * | 1999-09-13 | 2002-08-27 | Vishay Intertechnology, Inc. | Chip scale surface mount package for semiconductor device and process of fabricating the same |
US6297551B1 (en) * | 1999-09-22 | 2001-10-02 | Agere Systems Guardian Corp. | Integrated circuit packages with improved EMI characteristics |
US6714420B2 (en) * | 2000-05-30 | 2004-03-30 | Alps Electric Co., Ltd. | Electronic circuit unit that is suitable for miniaturization and suitable for simple output adjustment |
US6492896B2 (en) * | 2000-07-10 | 2002-12-10 | Rohm Co., Ltd. | Chip resistor |
US7161459B2 (en) * | 2001-01-25 | 2007-01-09 | Matsushita Electric Industrial Co., Ltd. | Chip-type electronic component and chip resistor |
US7285847B2 (en) * | 2003-06-11 | 2007-10-23 | Samsung Electronics Co., Ltd. | Chip stack package, connecting board, and method of connecting chips |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP4194757A1 (en) * | 2021-12-10 | 2023-06-14 | E.G.O. Elektro-Gerätebau GmbH | Operating device for an electrical domestic appliance and electrical domestic appliance |
US20230187106A1 (en) * | 2021-12-10 | 2023-06-15 | Qualcomm Incorporated | Esl-less ac resistor for high frequency applications |
US11862367B2 (en) * | 2021-12-10 | 2024-01-02 | Qualcomm Incorporated | ESL-less AC resistor for high frequency applications |
EP4203631A1 (en) * | 2021-12-22 | 2023-06-28 | Yageo Nexensos GmbH | Smd component with bevelled edges |
WO2023117362A1 (en) * | 2021-12-22 | 2023-06-29 | Yageo Nexensos Gmbh | Smd component with bevelled edges |
Also Published As
Publication number | Publication date |
---|---|
CN101315998A (en) | 2008-12-03 |
CN101315998B (en) | 2013-08-14 |
US8208266B2 (en) | 2012-06-26 |
JP2009105873A (en) | 2009-05-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7095112B2 (en) | Semiconductor device, semiconductor package member, and semiconductor device manufacturing method | |
KR100786001B1 (en) | Structure and method for fabrication of a leadless chip carrier with embedded inductor | |
US7795727B2 (en) | Semiconductor module having discrete components and method for producing the same | |
US7884458B2 (en) | Decoupling capacitor, wafer stack package including the decoupling capacitor, and method of fabricating the wafer stack package | |
US20060246674A1 (en) | Passive element chip and manufacturing method thereof, and highly integrated module and manufacturing method thereof | |
US9761569B2 (en) | Leadframe-based system-in-packages having sidewall-mounted surface mount devices and methods for the production thereof | |
WO2003073501A2 (en) | Leadframe inductors | |
US8841759B2 (en) | Semiconductor package and manufacturing method thereof | |
US10068857B2 (en) | Semiconductor package assembly | |
CN107546191B (en) | Semiconductor power device with single-row in-line lead module and preparation method thereof | |
US20040120127A1 (en) | Compact circuit module having high mounting accuracy and method of manufacturing the same | |
US8208266B2 (en) | Shaped integrated passives | |
US11749589B2 (en) | Module | |
US5751555A (en) | Electronic component having reduced capacitance | |
CN101501842B (en) | Semiconductor package and manufacturing method thereof | |
CN111788674B (en) | High frequency module | |
CN116097400A (en) | Multilayer semiconductor package with stacked passive components | |
US20240105647A1 (en) | Electronic device and multilevel package substrate with integrated filter | |
US20040089930A1 (en) | Simplified stacked chip assemblies | |
US20230378146A1 (en) | Microelectronic device package with integral passive component | |
CN113948500A (en) | Semiconductor packaging structure | |
JP2002124597A (en) | Method for producing component surrounded with plastic and component surrounded with plastic | |
CN116137255A (en) | Substrate-based packaged semiconductor device with wettable sides | |
KR20210089714A (en) | Circuit board with compact passive component placement configuration | |
JP2001210742A (en) | Electronic component mounting substrate and multiple components arranged substrate thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AVX CORPORATION, SOUTH CAROLINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KORONY, GHEORGHE;REEL/FRAME:021015/0175 Effective date: 20080519 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: KYOCERA AVX COMPONENTS CORPORATION, SOUTH CAROLINA Free format text: CHANGE OF NAME;ASSIGNOR:AVX CORPORATION;REEL/FRAME:058563/0762 Effective date: 20210913 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |