US20080242070A1 - Integration schemes for fabricating polysilicon gate mosfet and high-k dielectric metal gate mosfet - Google Patents
Integration schemes for fabricating polysilicon gate mosfet and high-k dielectric metal gate mosfet Download PDFInfo
- Publication number
- US20080242070A1 US20080242070A1 US11/694,104 US69410407A US2008242070A1 US 20080242070 A1 US20080242070 A1 US 20080242070A1 US 69410407 A US69410407 A US 69410407A US 2008242070 A1 US2008242070 A1 US 2008242070A1
- Authority
- US
- United States
- Prior art keywords
- layer
- gate
- dielectric layer
- thickness
- silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229910021420 polycrystalline silicon Inorganic materials 0.000 title claims abstract description 128
- 229920005591 polysilicon Polymers 0.000 title claims abstract description 127
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 52
- 239000002184 metal Substances 0.000 title claims abstract description 52
- 230000010354 integration Effects 0.000 title abstract description 8
- 239000004065 semiconductor Substances 0.000 claims abstract description 84
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 46
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 46
- 239000010703 silicon Substances 0.000 claims abstract description 46
- 239000000758 substrate Substances 0.000 claims abstract description 46
- 238000005530 etching Methods 0.000 claims abstract description 15
- 238000004519 manufacturing process Methods 0.000 claims abstract description 11
- 229920002120 photoresistant polymer Polymers 0.000 claims description 71
- 238000000034 method Methods 0.000 claims description 34
- 239000000463 material Substances 0.000 claims description 16
- 230000000873 masking effect Effects 0.000 claims description 15
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 9
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 9
- 238000000151 deposition Methods 0.000 claims description 6
- 230000008021 deposition Effects 0.000 claims description 6
- 238000000059 patterning Methods 0.000 claims description 4
- 239000000203 mixture Substances 0.000 abstract description 2
- 230000009977 dual effect Effects 0.000 abstract 1
- 150000002500 ions Chemical class 0.000 description 17
- 239000006117 anti-reflective coating Substances 0.000 description 16
- 239000004020 conductor Substances 0.000 description 9
- 238000012545 processing Methods 0.000 description 9
- 238000002955 isolation Methods 0.000 description 7
- 239000007772 electrode material Substances 0.000 description 6
- 230000008569 process Effects 0.000 description 6
- 238000010849 ion bombardment Methods 0.000 description 5
- 239000000956 alloy Substances 0.000 description 4
- 230000006872 improvement Effects 0.000 description 4
- 229910044991 metal oxide Inorganic materials 0.000 description 4
- 150000004706 metal oxides Chemical class 0.000 description 4
- 238000009966 trimming Methods 0.000 description 4
- 229910045601 alloy Inorganic materials 0.000 description 3
- -1 HfO2 Chemical class 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910000927 Ge alloy Inorganic materials 0.000 description 1
- 229910002244 LaAlO3 Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 229910002370 SrTiO3 Inorganic materials 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 239000010953 base metal Substances 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 230000001186 cumulative effect Effects 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum oxide Inorganic materials [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- KTUFCUMIWABKDW-UHFFFAOYSA-N oxo(oxolanthaniooxy)lanthanum Chemical compound O=[La]O[La]=O KTUFCUMIWABKDW-UHFFFAOYSA-N 0.000 description 1
- 239000003870 refractory metal Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/82345—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823462—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823857—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28194—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
Definitions
- the present invention relates to methods of fabricating semiconductor structures, and particularly to methods of fabricating semiconductor structures having a polysilicon gate MOSFET and a high-K dielectric metal gate MOSFET on the same semiconductor substrate.
- CMOS complementary metal oxide semiconductor
- PMOSFETs p-type metal oxide semiconductor field effect transistors
- NMOSFETs n-type metal oxide semiconductor field effect transistors
- a work function of a gate electrode material is close to a conduction band edge.
- a work function of a gate electrode material is close to a balance band edge. Since the conduction band edge is separated by the balance band edge by a band gap in a semiconductor material, the work function of the gate electrode material for the PMOSFET needs to be different from the work function of the gate electrode material for the NMOSFET. Hence, the need arises to utilize two different gate electrode materials for a high performance CMOS circuit, in which one material is utilized for the gates of PMOSFETs while another material is utilized for the gates of the NMOSFETs.
- CMOS device structures with two different gate electrode materials and methods of manufacturing the same have been known in the art.
- Rhee et al. in U.S. Patent Application Publication No. 2002/0113294 discloses CMOS devices with doped silicon germanium alloy gate electrodes with differing concentration gradients of germanium between PMOSFET electrodes and NMOSFET electrodes.
- Takayanagi et al. in U.S. Pat. No. 6,746,943
- Polishchuk et al. in U.S.
- Pat. No. 6,794,234 discloses CMOS devices in which PMOSFET gate electrodes comprise a first metal, while NMOSFET gate electrodes comprise a second metal. Some of the prior art listed above also enables use of at least one high-k dielectric material within metal gate structures.
- Using one metal for one type of gate electrode and polysilicon for another type of gate electrode is an alternative to the above listed prior art.
- An advantage of such an approach is that process integration is less complex compared to integration schemes that utilize two metal gate materials since processing of each metal gate material tends to introduce challenges.
- utilization of a metal gate offers a control mechanism for gate work function that is effective enough to achieve substantial improvement in the performance of one type of transistors.
- the present invention addresses the needs described above by providing methods of manufacturing a semiconductor structure with a polysilicon gate electrode and a high-K dielectric metal gate electrode on the same semiconductor substrate.
- a method of forming a semiconductor structure according to the present invention comprises:
- the method of forming the semiconductor structure further comprises forming a gate cap dielectric layer on the second polysilicon layer.
- the method of forming the semiconductor structure still further comprises:
- the method of forming the semiconductor structure still further comprises:
- the method of forming the semiconductor structure still further comprises:
- the method of forming the semiconductor structure further comprises:
- the second gate dielectric layer preferably comprises a stack of an oxide-containing dielectric layer less than about 1 nm in thickness and a high-K dielectric layer, wherein the oxide-containing dielectric layer is an oxide layer or an oxynitride layer.
- the first gate dielectric layer preferably comprises a material selected from the group consisting of silicon oxide and silicon oxynitride.
- the first polysilicon layer is preferably formed by deposition of a blanket polysilicon layer followed by a partial etch of said blanket polysilicon layer and has a thickness in the range from about 10 nm to about 50 nm.
- the second gate dielectric layer preferably has a thickness in the range from about 2 nm to about 10 nm.
- the metal gate layer preferably has a thickness in the range from about 2 nm to about 10 nm.
- said silicon-containing layer is an amorphous silicon layer and has a thickness in the range from about 10 nm to about 50 nm, and said second polysilicon layer has a thickness in the range from about 40 nm to about 120 nm.
- the gate cap dielectric layer preferably has a thickness in the range from about 15 m to about 60 nm.
- the present invention may further comprise ion-bombarding the second dielectric layer prior to transferring the pattern into the second gate dielectric layer.
- the present invention forms a structure with two types of gate electrodes in which at least one first gate electrode comprises a vertical stack of a first gate dielectric layer, a first polysilicon layer, and a second polysilicon layer while at least one second gate electrode comprises a second gate dielectric layer, a metal gate layer, a silicon-containing layer, and a second polysilicon layer. Both gate electrodes may have a gate cap dielectric layer on top of the second polysilicon layer.
- the silicon-containing layer preferably contains amorphous silicon, and more preferably, is an amorphous silicon layer.
- FIGS. 1-6 are sequential vertical cross-sectional views of an exemplary semiconductor structure according to the first through fourth embodiments of the present invention.
- FIG. 7 is a vertical cross-sectional view of the exemplary semiconductor structure according to the first through third embodiments of the present invention.
- FIGS. 8-10 are sequential vertical cross-sectional views of the exemplary semiconductor structure according to the first embodiment of the present invention.
- FIG. 11 is a vertical cross-sectional view of the exemplary semiconductor structure according to the second and third embodiments of the present invention.
- FIGS. 12-16 are sequential vertical cross-sectional views of the exemplary semiconductor structure according to the second embodiment of the present invention.
- FIGS. 17-21 are sequential vertical cross-sectional views of the exemplary semiconductor structure according to the third embodiment of the present invention.
- FIGS. 22-25 are sequential vertical cross-sectional views of the exemplary semiconductor structure according to the fourth embodiment of the present invention.
- the present invention relates to methods of manufacturing a semiconductor structures with at least one polysilicon gate electrode and at least one high-K dielectric metal gate electrode, which will now be described in greater detail by referring to the drawings that accompany the present application.
- FIGS. 1-6 a series of vertical cross-sectional views demonstrating formation of an exemplary semiconductor structure with a polysilicon gate electrode, a high-K dielectric metal gate electrode, and shallow trench isolation are sequentially shown.
- FIGS. 1-6 are common processing steps according to the four embodiments of the present invention to be shown below. The non-limiting four embodiments of the present invention are shown for demonstration of the practicability of the present invention and obvious alterations and variations of these methods are implied in the present disclosure. Manufacture of more than two gate electrodes according to the spirit of the present invention is straightforward to one of ordinary skill in the art, and such applications are also implied herein.
- a semiconductor substrate 8 which comprises a first portion 10 , a second portion 12 , and shallow trench isolation 20 between the two portions ( 10 , 12 ).
- the first portion 10 and the second portion 12 may have the same crystallographic orientations, which is the case for a bulk substrate or a non-hybrid silicon-on-insulator (SOI) substrate, or they may have different crystallographic orientations, which is the case for a hybrid orientation substrate with or without a buried oxide layer. It is preferred that the first portion 10 and the second portion 12 have different crystallographic orientations.
- the first portion may have a ( 110 ) surface orientation and the second portion may have an ( 100 ) orientation.
- a first gate dielectric layer 30 is formed over the first portion 10 , the second portion 12 , and the shallow trench isolation 20 .
- the first gate dielectric layer 30 may be a conventional dielectric layer and, for example, may comprise a material selected from the group consisting of silicon oxide and silicon oxynitride.
- a blanket polysilicon layer 31 is deposited as shown in FIG. 1 and thinned to a first polysilicon layer 32 as shown in FIG. 2 .
- the first polysilicon layer 32 may be deposited with the required thickness
- the first polysilicon layer 32 is preferably formed by deposition of a blanket polysilicon layer 31 followed by a partial etch of the blanket polysilicon layer 31 .
- the first polysilicon layer 32 preferably has a thickness in the range from about 10 nm to about 50 nm.
- the thickness of the blanket polysilicon layer 31 as deposited is greater than 50 nm to insure continuity of the film and is preferably in the range from about 60 nm to about 200 nm.
- the first polysilicon layer 32 is preferably undoped.
- a first photoresist 35 is applied to the top surface of the semiconductor structure above and lithographically patterned to block the first portion 10 of the semiconductor substrate 8 , while exposing the second portion 12 of the semiconductor substrate 8 .
- the exposed portions of the first polysilicon layer 32 and the first gate dielectric layer 30 over the second portion 12 of the semiconductor substrate 8 are etched preferably by a first reactive ion etch (RIE).
- RIE first reactive ion etch
- a stack of a second gate dielectric layer 40 and a metal gate layer 42 are formed directly on the remaining first polysilicon layer 32 over the first portion 10 of the semiconductor substrate 8 and on the exposed semiconductor surface of the second portion 12 of the semiconductor substrate 8 .
- the second gate dielectric layer 40 comprises a stack of an oxide-containing dielectric layer less than about 1 nm in thickness and a high-K dielectric layer.
- the oxide containing dielectric layer contacts the exposed semiconductor surface of the second portion 12 .
- the oxide containing dielectric layer may be a silicon oxide layer, a silicon oxynitride layer, or a stack of at least one oxide layer and at least one nitride layer.
- the high-K dielectric layer may comprise a metal oxide such as HfO 2 , ZrO 2 , Al 2 O 3 , TiO 2 , La 2 O 3 , SrTiO 3 , and LaAlO 3 .
- the high-K dielectric layer may comprise hafnium silicates, barium-strontium-titantates (BSTs) or lead-zirconate-titanates (PZTs).
- the gate dielectric materials may be formed by atomic layer deposition (ALD), thermal or plasma oxidation, thermal or plasma nitridation, chemical vapor deposition (CVD), and physical vapor deposition (PVD).
- the total thickness of the second gate dielectric layer 40 is in the range from about 2 (1 nm) nm to about 10 nm, and preferably in the range from about 2 (1 nm) nm to about 5 nm.
- a metal gate layer 42 is formed directly on top of the second gate dielectric 40 .
- the metal gate layer 42 may comprise base metals, metal alloys or conductive refractory metal nitrides such as TaN, TiN, and WN.
- the material for the metal gate layer 42 is selected for optimal work function for the MOSFET device to be built over the second portion 12 of the semiconductor substrate 8 .
- the thickness of the metal gate layer 42 is in the range from about 2 nm to about 10 nm.
- a silicon-containing layer 50 is formed directly on the top of the metal gate layer 42 .
- the silicon-containing layer 50 may be an amorphous silicon layer, a polysilicon layer, an amorphous silicon alloy, or a polycrystalline silicon alloy.
- the silicon-containing layer 50 is an amorphous silicon layer.
- the thickness of the silicon-containing layer 50 may be in the range from about 10 nm to about 50 nm.
- the silicon-containing layer 50 is not doped.
- a second photoresist 55 is applied to the top surface of the semiconductor structure above and lithographically patterned to block the portion of the silicon-containing layer 50 over the second portion 12 of the semiconductor substrate 8 while exposing the area over the first portion 10 .
- the exposed portion of the stack of the silicon-containing layer 50 , the metal gate layer 42 , and the second gate dielectric layer 40 is etched preferably by a second reactive ion etch (RIE) and removed from over the first portion 10 of the semiconductor substrate 8 .
- RIE reactive ion etch
- the second photoresist 55 is thereafter removed.
- the top surface of the silicon-containing silicon layer 50 over the second portion 12 of the semiconductor substrate 8 may be higher as shown in FIG. 5 or may be lower than the top surface of the first polysilicon layer 32 over the first portion 10 depending on the thickness of the various layers. Alternatively, both surfaces may be substantially at the same level with a minimal or no step height.
- a second polysilicon layer 60 is formed on the first polysilicon layer 32 over the first portion 10 and on the silicon-containing layer 50 over the second portion of the semiconductor substrate 8 .
- the first polysilicon layer 60 preferably has a thickness in the range from about 40 nm to about 120 nm.
- the second polysilicon layer 60 is preferably undoped. (The second polysilicon layer 60 is preferably doped on second portion 12 )
- Features of the step, such as height and direction of the step, in the silicon-containing-layer 50 are carried over to the step on the top surface of the second polysilicon layer 60 .
- a gate cap dielectric layer 70 is deposited on the second polysilicon layer 60 .
- the gate cap dielectric layer 70 typically comprises a silicon oxide, silicon nitride or a stack thereof.
- the gate cap dielectric layer 70 is a silicon oxide layer (should be silicon nitride). More preferably, the gate cap dielectric layer 70 is a TEOS oxide layer (delete this sentence).
- the gate cap dielectric layer has a thickness in the range from about 15 nm to about 60 nm.
- An anti-reflective coating (ARC) layer 81 and a third photoresist 83 are applied over the top surface of the gate cap dielectric layer 70 .
- the third photoresist 83 is subsequently lithographically patterned as shown in FIG. 7 .
- the pattern in the third photoresist 83 contains at least one first gate electrode over the first portion 10 and at least one second gate electrode over the second portion 12 of the semiconductor substrate 8 .
- the thickness of the ARC layer 81 is preferably in the range from about 60 nm to about 120 nm.
- the pattern in the third photoresist 83 is transferred into the underlying layers, specifically, into a stack comprising the ARC layer 81 , the gate cap dielectric layer 70 , the second polysilicon layer 60 , and the first polysilicon layer 32 over the first portion 12 and into a stack comprising the ARC layer 81 , the gate cap dielectric layer 70 , the second polysilicon layer 60 , and the silicon-containing layer 50 over the second portion 10 of the semiconductor substrate 8 by a third reactive ion etch (RIE) as shown in FIG. 8 .
- RIE reactive ion etch
- the third RIE stops on the surface of the first gate dielectric 30 over the first portion 10 and on the surface of the metal gate layer 42 over the second portion 12 of the semiconductor substrate 8 .
- the remaining third photoresist 83 ′ and the ARC layer 81 are removed thereafter.
- a block photoresist 95 is applied and lithographically patterned to block the at least one stack of the gate cap dielectric layer 70 , the second polysilicon layer 60 , and the first polysilicon layer 32 as well as the underlying first gate dielectric 30 over the first portion 10 of the semiconductor substrate 8 .
- the semiconductor structure over the second portion 12 of the semiconductor substrate 8 is exposed at this point.
- the exposed portions of the metal gate layer 42 is etched by a fourth reactive ion etch (RIE) at this point.
- RIE reactive ion etch
- ion-bombardment of the second gate dielectric 40 follows the fourth etch while the semiconductor structure over the first portion 10 is covered by the fourth photoresist 95 .
- Inert ion species such as Ar, Xe, and Kr may be used to loosen the high-K dielectric layer portion of the second dielectric layer 40 and facilitate subsequent etching.
- the second dielectric layer 40 is thereafter etched by a fifth reactive ion etch (RIE). Thereafter, the block photoresist 95 is removed,
- the exposed portion of the first dielectric layer 30 is etched either by a wet etch or by a reactive ion etch.
- the resulting exemplary semiconductor structure has a first gate electrode which comprises a first gate dielectric layer 30 , a first gate conductor stack 62 , and a gate cap dielectric layer 70 .
- the first gate conductor stack 62 comprises a first gate polysilicon layer 32 and a second gate polysilicon layer 60 .
- the resulting exemplary semiconductor structure also has a second gate electrode which comprises a second gate dielectric layer 40 , a metal gate layer 42 , a second gate conductor stack 64 , and a gate cap dielectric layer 70 .
- the second gate conductor stack 64 comprises a silicon-containing layer 50 and a second gate polysilicon layer 60 .
- the silicon-containing layer 50 is an amorphous silicon layer.
- the initial processing steps corresponding to FIGS. 1-7 are identical to those according to the first embodiment of the present invention.
- the pattern in the third photoresist 83 is transferred into the stack comprising the ARC layer 81 and the gate cap dielectric layer 70 .
- the remaining third photoresist 83 ′ and the ARC layer 81 are thereafter removed.
- a fourth photoresist 85 is applied over the patterned gate cap dielectric layer 70 and over the underlying second polysilicon layer 60 .
- the fourth photoresist 85 is subsequently lithographically patterned so that the semiconductor structure over the second portion 12 of the semiconductor substrate 8 is covered while the area over the first portion 10 is exposed.
- the edge of the fourth photoresist 85 extends over the boundary between the remaining second gate dielectric layer 40 and the remaining first gate dielectric layer 30 so that the boundary is underneath the patterned fourth photoresist 85 .
- a first gate electrode is formed by a fourth reactive ion etch (RIE) that etches the exposed portions of the second polysilicon layer 60 and the first polysilicon layer 32 .
- RIE reactive ion etch
- the fourth RIE stops on the top surface of the first gate dielectric 30 .
- the structure under the fourth photoresist 85 is protected from the etch process.
- a fifth photoresist 87 is applied and lithographically patterned to cover the structure over the first portion 10 of the semiconductor substrate 8 .
- the fifth photoresist 87 is patterned with enough overlap with the edge of the stack of the second polysilicon layer 60 and remaining first polysilicon layer 32 on top of the shallow trench isolation 20 such that the outer edges of the fifth photoresist 87 may be trimmed back by a trimming etch of the fifth photoresist 87 .
- the edge of the fifth photoresist 87 may be self-aligned to the edge of the stack of the second polysilicon layer 60 and the remaining first polysilicon layer 32 on top of the shallow trench isolation 20 as shown in FIG. 14 .
- a second gate electrode is formed over the second portion 12 of the semiconductor substrate 8 by etching the stack of the second polysilicon layer 60 , a silicon-containing layer 50 , a metal gate layer 42 , and the second gate dielectric layer 40 .
- ion-bombardment of the second gate dielectric layer 40 with inert ion species such as Ar, Xe, and Kr precedes the etching of the second gate dielectric layer 40 .
- the ion bombardment is used to loosen the high-K dielectric layer portion of the second dielectric layer 40 and thereby to facilitate subsequent etching.
- the firth photoresist 87 is thereafter removed and the first gate dielectric layer 30 is etched either by a wet etch or by a reactive ion etch (RIE).
- RIE reactive ion etch
- the initial processing steps corresponding to FIGS. 1-7 are identical to those according to the first embodiment of the present invention.
- the pattern in the third photoresist 83 is transferred into the stack comprising the ARC layer 81 and the gate cap dielectric layer 70 in exactly the same manner as in the second embodiment of the present invention as shown in FIG. 11 .
- the remaining third photoresist 83 ′ and the ARC layer 81 are thereafter removed.
- a fifth photoresist 87 is applied over the patterned gate cap dielectric layer 70 and over the underlying second polysilicon layer 60 .
- the fifth photoresist 87 is subsequently lithographically patterned so that the semiconductor structure over the first portion 10 of the semiconductor substrate 8 is covered, while the area over the second portion 12 is exposed.
- a fourth photoresist has not been used yet according to the third embodiment at this point but the functional equivalence of the fifth photoresist 87 according to the third embodiment of the present invention as shown in FIG. 17 to the fifth photoresist 87 according to the second embodiment as shown in FIGS.
- the fifth photoresist 87 does not overlap the boundary between the remaining second gate dielectric layer 40 and the remaining first gate dielectric layer 30 so that that boundary is outside the area of the patterned fifth photoresist 87 .
- the second gate electrode is formed by a fourth reactive ion etch (RIE) that etches the exposed portions of the second polysilicon layer 60 , the silicon-containing layer 50 , and the metal gate layer 42 .
- RIE reactive ion etch
- ion-bombardment of the second gate dielectric layer 40 with inert ion species such as Ar, Xe, and Kr is performed after the etching of the metal gate layer 42 and prior to the etching the second gate dielectric layer 40 .
- the ion bombardment is used to loosen the high-K dielectric layer portion of the second dielectric layer 40 and thereby to facilitate subsequent etching.
- the second dielectric layer 40 is subsequently etched by another reactive ion etch.
- the structure under the fifth photoresist 87 is protected from the etch process.
- a fourth photoresist 85 is applied and lithographically patterned to cover the structure over the second portion 12 of the semiconductor substrate 8 .
- the fourth photoresist 85 is patterned with enough overlap with the edge of the stack of the second polysilicon layer 60 and remaining first polysilicon layer 32 on top of the shallow trench isolation 20 such that the outer edges of the fourth photoresist 85 may be trimmed back by a trimming etch of the fourth photoresist 85 .
- the edge of the fourth photoresist 85 may be self-aligned to the edge of the stack of the second polysilicon layer 60 and remaining first polysilicon layer 32 on top of the shallow trench isolation 20 as shown in FIG. 19 .
- a first gate electrode is formed over the first portion 10 of the semiconductor substrate 8 by etching the stack of the second polysilicon layer 60 , a first polysilicon layer 32 , and the first gate dielectric layer 30 .
- the second polysilicon layer 60 and the first polysilicon layer 32 are etched by a fifth reactive ion etch.
- the first gate dielectric layer 30 may be etched by a wet etch or by a reactive ion etch.
- the fourth photoresist 85 is thereafter removed.
- FIG. 21 the resulting structure according to the third embodiment of the present invention is shown, which is identical to the structure shown in FIG. 10 according to the first embodiment of the present invention and to the structure shown in FIG. 16 according to the second embodiment of the present invention.
- the initial processing steps corresponding to FIGS. 1-6 are identical to those according to the first embodiment of the present invention.
- a sixth photoresist 65 is applied over the surface of the second polysilicon layer 60 .
- the sixth photoresist 65 is subsequently lithographically patterned so that the second polysilicon layer 60 is covered by the sixth photoresist over the first portion 10 of the semiconductor substrate 8 and is exposed over the second portion 12 of the semiconductor substrate 8 .
- the term, “sixth photoresist” does not refer to a cumulative count of photoresists used in the fourth embodiment but is used only to distinguish the sixth photoresist 65 from the fourth and fifth photoresists in the second and third embodiments since the sixth photoresist 65 serves a different function.
- a fourth photoresist or a fifth photoresist is not used according to the fourth embodiment of the present invention.
- the exposed portion of the second polysilicon layer 60 is recessed by a reactive ion etch as shown in FIG. 22 while the patterned sixth photoresist 65 protects the semiconductor structure therebeneath. According to the fourth embodiment of the present invention, the thickness of the second polysilicon layer 60 is less over the second portion 12 compared to the thickness of that layer over the first portion 10 of the semiconductor substrate 10 .
- the sixth photoresist 65 is thereafter removed.
- an anti-reflective coating (ARC) layer 81 and a third photoresist 83 are applied over the top surface of the second polysilicon layer 60 .
- the third photoresist 83 is subsequently lithographically patterned and as shown in FIG. 23 .
- the pattern in the third photoresist 83 contains at least one first gate electrode over the first portion 10 and at least one second gate electrode over the second portion 12 of the semiconductor substrate 8 .
- the thickness of the ARC layer 81 is in the range from about 60 nm to about 120 nm.
- the pattern in the third photoresist 83 is transferred into the underlying layers, specifically, into a stack comprising the ARC layer 81 , into the second polysilicon layer 60 , and partly into the first polysilicon layer 32 over the first portion 12 and into a stack comprising the ARC layer 81 , the second polysilicon layer 60 , the silicon-containing layer 50 , and the metal gate layer 42 over the second portion 10 of the semiconductor substrate 8 by a third reactive ion etch (RIE).
- RIE reactive ion etch
- the third RIE stops on the second gate dielectric layer 40 over the second portion 12 of the semiconductor substrate 8 .
- the third RIE stops on top of first gate dielectric over the first portion 10 of the semiconductor substrate 8 .
- a high temperature chemical driven plasma etch is used to remove the second gate dielectric layer 40 .
- the temperature is about 150 C to 300 C.
- the plasma etch process used here should leave the first gate dielectric layer 30 un-attacked.
- the resulting exemplary semiconductor structure has a first gate electrode which comprises a first gate dielectric layer 30 , and a first gate conductor stack 62 .
- the first gate conductor stack 62 comprises a first gate polysilicon layer 32 and a second gate polysilicon layer 60 .
- the resulting exemplary semiconductor structure also has a second gate electrode which comprises a second gate dielectric 40 , a metal gate layer 42 , and a second gate conductor stack 64 .
- the second gate conductor stack 64 comprises a silicon-containing layer 50 and a second gate polysilicon 60 .
- the silicon-containing layer 50 is an amorphous silicon layer.
Abstract
Description
- The present invention relates to methods of fabricating semiconductor structures, and particularly to methods of fabricating semiconductor structures having a polysilicon gate MOSFET and a high-K dielectric metal gate MOSFET on the same semiconductor substrate.
- Enhancement of complementary metal oxide semiconductor (CMOS) circuit requires improvement in the performance of both the p-type metal oxide semiconductor field effect transistors (PMOSFETs) and n-type metal oxide semiconductor field effect transistors (NMOSFETs). While the same material and processing steps were shared between PMOSFETs and NMOSFETs in the past, recent trends in high performance PMOSFETs and NMOSFETs show increased use of different materials and different processing steps among the two types of transistors.
- An example in which differences in the manufacture of the transistors are preferred is in the selection of the gate conductor material. In the case of an NMOSFET, it is preferred that a work function of a gate electrode material is close to a conduction band edge. In contrast, in the case of a PMOSFET, it is preferred that a work function of a gate electrode material is close to a balance band edge. Since the conduction band edge is separated by the balance band edge by a band gap in a semiconductor material, the work function of the gate electrode material for the PMOSFET needs to be different from the work function of the gate electrode material for the NMOSFET. Hence, the need arises to utilize two different gate electrode materials for a high performance CMOS circuit, in which one material is utilized for the gates of PMOSFETs while another material is utilized for the gates of the NMOSFETs.
- Various CMOS device structures with two different gate electrode materials and methods of manufacturing the same have been known in the art. For example, Rhee et al., in U.S. Patent Application Publication No. 2002/0113294 discloses CMOS devices with doped silicon germanium alloy gate electrodes with differing concentration gradients of germanium between PMOSFET electrodes and NMOSFET electrodes. Similarly, Takayanagi et al., in U.S. Pat. No. 6,746,943, disclose compensation for differences in activation of p-type dopants and n-type dopants with polysilicon-germanium alloy material having different germanium concentrations between PMOSFET electrodes and NMOSFET electrodes. Further, Polishchuk et al., in U.S. Pat. No. 6,794,234 discloses CMOS devices in which PMOSFET gate electrodes comprise a first metal, while NMOSFET gate electrodes comprise a second metal. Some of the prior art listed above also enables use of at least one high-k dielectric material within metal gate structures.
- Using one metal for one type of gate electrode and polysilicon for another type of gate electrode is an alternative to the above listed prior art. An advantage of such an approach is that process integration is less complex compared to integration schemes that utilize two metal gate materials since processing of each metal gate material tends to introduce challenges. At the same time, utilization of a metal gate offers a control mechanism for gate work function that is effective enough to achieve substantial improvement in the performance of one type of transistors.
- Since the use of a metal gate electrode with a high-K dielectric often introduces additional challenging, and oftentimes costly, processing steps, improvement of device performance through use of a metal gate electrode needs to be evaluated against the cost of the additional processes. For example, performance of NMOSFETs may improve significantly with the use of a metal gate electrode and a high-K dielectric to justify the associated additional cost while improvement of performance of PMOSFETs may not be sufficient to justify associated incremental cost.
- Therefore, there exists a need for integration schemes that employ a metal gate material and a high-K dielectric on one type of MOSFET while utilizing a polysilicon gate on the other type of MOSFET.
- Furthermore, there exists a need for integration schemes that manufacture a high-K dielectric metal gate MOSFET and a polysilicon gate MOSFET on the same semiconductor substrate with as little additional process complexity and processing cost as possible.
- The present invention addresses the needs described above by providing methods of manufacturing a semiconductor structure with a polysilicon gate electrode and a high-K dielectric metal gate electrode on the same semiconductor substrate.
- A method of forming a semiconductor structure according to the present invention comprises:
- forming a first stack of a first gate dielectric layer and a first polysilicon layer directly on a first portion of a semiconductor substrate;
- forming a second stack of a second gate dielectric, a metal gate layer, and a silicon-containing layer directly on the first stack and on a second portion of a semiconductor substrate; and
- forming a second polysilicon layer directly on the first polysilicon layer and directly on the silicon-containing layer.
- According to a first embodiment, a second embodiment, and a third embodiment of the present invention, the method of forming the semiconductor structure further comprises forming a gate cap dielectric layer on the second polysilicon layer.
- According to the first embodiment of the present invention, the method of forming the semiconductor structure still further comprises:
- forming a patterning in the first polysilicon layer over the first portion and in the silicon-containing layer over the second portion;
- masking the first portion with a photoresist;
- transferring the pattern into the second gate dielectric layer over the second portion;
- removing the photoresist from over the first portion; and
- transferring the pattern into the first gate dielectric layer from over the first portion.
- According to the second embodiment of the present invention, the method of forming the semiconductor structure still further comprises:
- forming a patterning in the gate cap dielectric;
- masking the second portion with a first photoresist;
- transferring the pattern into the first polysilicon layer from over the first portion;
- masking the first portion with a second photoresist;
- transferring the pattern into the metal gate layer and the second gate dielectric layer over the second portion; and
- etching the first gate dielectric layer from the first portion.
- According to the third embodiment of the present invention, the method of forming the semiconductor structure still further comprises:
- forming a patterning in the gate cap dielectric;
- masking the first portion with a first photoresist;
- transferring the pattern into the metal gate layer and the second gate dielectric layer over the second portion;
- masking the second portion with a second photoresist;
- transferring the pattern into the first polysilicon layer from over the first portion; and
- etching the first gate dielectric layer from the first portion.
- According to a fourth embodiment, of the present invention, the method of forming the semiconductor structure further comprises:
- masking the first portion with a first photoresist
- recessing the second polysilicon layer from the second portion;
- lithographically forming a pattern containing at least one first gate electrode over the first portion and at least one second gate electrode over the second portion;
- transferring the pattern into the metal gate layer over the second portion and into an upper portion of the first polysilicon layer in the first portion, while not etching a lower portion of the first polysilicon layer; and
- transferring the pattern into the second gate dielectric layer, the lower portion of the first polysilicon layer, and the first gate dielectric layer.
- According to all embodiments of the present invention, the second gate dielectric layer preferably comprises a stack of an oxide-containing dielectric layer less than about 1 nm in thickness and a high-K dielectric layer, wherein the oxide-containing dielectric layer is an oxide layer or an oxynitride layer. Further, the first gate dielectric layer preferably comprises a material selected from the group consisting of silicon oxide and silicon oxynitride.
- According to all embodiments of the present invention, the first polysilicon layer is preferably formed by deposition of a blanket polysilicon layer followed by a partial etch of said blanket polysilicon layer and has a thickness in the range from about 10 nm to about 50 nm. The second gate dielectric layer preferably has a thickness in the range from about 2 nm to about 10 nm. The metal gate layer preferably has a thickness in the range from about 2 nm to about 10 nm.
- According to all embodiments of the present invention, said silicon-containing layer is an amorphous silicon layer and has a thickness in the range from about 10 nm to about 50 nm, and said second polysilicon layer has a thickness in the range from about 40 nm to about 120 nm.
- According to the first through third embodiments of the present invention, and the gate cap dielectric layer preferably has a thickness in the range from about 15 m to about 60 nm.
- Optionally, the present invention may further comprise ion-bombarding the second dielectric layer prior to transferring the pattern into the second gate dielectric layer.
- The present invention forms a structure with two types of gate electrodes in which at least one first gate electrode comprises a vertical stack of a first gate dielectric layer, a first polysilicon layer, and a second polysilicon layer while at least one second gate electrode comprises a second gate dielectric layer, a metal gate layer, a silicon-containing layer, and a second polysilicon layer. Both gate electrodes may have a gate cap dielectric layer on top of the second polysilicon layer. The silicon-containing layer preferably contains amorphous silicon, and more preferably, is an amorphous silicon layer.
-
FIGS. 1-6 are sequential vertical cross-sectional views of an exemplary semiconductor structure according to the first through fourth embodiments of the present invention. -
FIG. 7 is a vertical cross-sectional view of the exemplary semiconductor structure according to the first through third embodiments of the present invention. -
FIGS. 8-10 are sequential vertical cross-sectional views of the exemplary semiconductor structure according to the first embodiment of the present invention. -
FIG. 11 is a vertical cross-sectional view of the exemplary semiconductor structure according to the second and third embodiments of the present invention. -
FIGS. 12-16 are sequential vertical cross-sectional views of the exemplary semiconductor structure according to the second embodiment of the present invention. -
FIGS. 17-21 are sequential vertical cross-sectional views of the exemplary semiconductor structure according to the third embodiment of the present invention. -
FIGS. 22-25 are sequential vertical cross-sectional views of the exemplary semiconductor structure according to the fourth embodiment of the present invention. - As stated above, the present invention relates to methods of manufacturing a semiconductor structures with at least one polysilicon gate electrode and at least one high-K dielectric metal gate electrode, which will now be described in greater detail by referring to the drawings that accompany the present application.
- According to
FIGS. 1-6 , a series of vertical cross-sectional views demonstrating formation of an exemplary semiconductor structure with a polysilicon gate electrode, a high-K dielectric metal gate electrode, and shallow trench isolation are sequentially shown.FIGS. 1-6 are common processing steps according to the four embodiments of the present invention to be shown below. The non-limiting four embodiments of the present invention are shown for demonstration of the practicability of the present invention and obvious alterations and variations of these methods are implied in the present disclosure. Manufacture of more than two gate electrodes according to the spirit of the present invention is straightforward to one of ordinary skill in the art, and such applications are also implied herein. - Referring to
FIG. 1 , there is shown asemiconductor substrate 8 which comprises afirst portion 10, asecond portion 12, andshallow trench isolation 20 between the two portions (10, 12). Thefirst portion 10 and thesecond portion 12 may have the same crystallographic orientations, which is the case for a bulk substrate or a non-hybrid silicon-on-insulator (SOI) substrate, or they may have different crystallographic orientations, which is the case for a hybrid orientation substrate with or without a buried oxide layer. It is preferred that thefirst portion 10 and thesecond portion 12 have different crystallographic orientations. For example, the first portion may have a (110) surface orientation and the second portion may have an (100) orientation. While the present invention is demonstrated with a polysilicon gate on thefirst portion 10 and with a high-K dielectric metal gate on thesecond portion 12, reversing the two portions (10, 12) is also straightforward. Further, changing the crystallographic orientations of each portion to any of the major crystallographic orientations such as (100), (110), (111), (211), (221), (311), and (331) is also practicable and is herein explicitly contemplated. - A first
gate dielectric layer 30 is formed over thefirst portion 10, thesecond portion 12, and theshallow trench isolation 20. The firstgate dielectric layer 30 may be a conventional dielectric layer and, for example, may comprise a material selected from the group consisting of silicon oxide and silicon oxynitride. - Preferably, a
blanket polysilicon layer 31 is deposited as shown inFIG. 1 and thinned to afirst polysilicon layer 32 as shown inFIG. 2 . Alternatively, thefirst polysilicon layer 32 may be deposited with the required thickness Thefirst polysilicon layer 32 is preferably formed by deposition of ablanket polysilicon layer 31 followed by a partial etch of theblanket polysilicon layer 31. Thefirst polysilicon layer 32 preferably has a thickness in the range from about 10 nm to about 50 nm. The thickness of theblanket polysilicon layer 31 as deposited is greater than 50 nm to insure continuity of the film and is preferably in the range from about 60 nm to about 200 nm. Thefirst polysilicon layer 32 is preferably undoped. - Referring to
FIG. 3 , afirst photoresist 35 is applied to the top surface of the semiconductor structure above and lithographically patterned to block thefirst portion 10 of thesemiconductor substrate 8, while exposing thesecond portion 12 of thesemiconductor substrate 8. The exposed portions of thefirst polysilicon layer 32 and the firstgate dielectric layer 30 over thesecond portion 12 of thesemiconductor substrate 8 are etched preferably by a first reactive ion etch (RIE). - Referring to
FIG. 4 , a stack of a secondgate dielectric layer 40 and ametal gate layer 42 are formed directly on the remainingfirst polysilicon layer 32 over thefirst portion 10 of thesemiconductor substrate 8 and on the exposed semiconductor surface of thesecond portion 12 of thesemiconductor substrate 8. Preferably, the secondgate dielectric layer 40 comprises a stack of an oxide-containing dielectric layer less than about 1 nm in thickness and a high-K dielectric layer. The oxide containing dielectric layer contacts the exposed semiconductor surface of thesecond portion 12. The oxide containing dielectric layer may be a silicon oxide layer, a silicon oxynitride layer, or a stack of at least one oxide layer and at least one nitride layer. The high-K dielectric layer may comprise a metal oxide such as HfO2, ZrO2, Al2O3, TiO2, La2O3, SrTiO3, and LaAlO3. Alternatively, the high-K dielectric layer may comprise hafnium silicates, barium-strontium-titantates (BSTs) or lead-zirconate-titanates (PZTs). The gate dielectric materials may be formed by atomic layer deposition (ALD), thermal or plasma oxidation, thermal or plasma nitridation, chemical vapor deposition (CVD), and physical vapor deposition (PVD). The total thickness of the secondgate dielectric layer 40 is in the range from about 2 (1 nm) nm to about 10 nm, and preferably in the range from about 2 (1 nm) nm to about 5 nm. - A
metal gate layer 42 is formed directly on top of thesecond gate dielectric 40. Themetal gate layer 42 may comprise base metals, metal alloys or conductive refractory metal nitrides such as TaN, TiN, and WN. The material for themetal gate layer 42 is selected for optimal work function for the MOSFET device to be built over thesecond portion 12 of thesemiconductor substrate 8. Preferably, the thickness of themetal gate layer 42 is in the range from about 2 nm to about 10 nm. - A silicon-containing
layer 50 is formed directly on the top of themetal gate layer 42. The silicon-containinglayer 50 may be an amorphous silicon layer, a polysilicon layer, an amorphous silicon alloy, or a polycrystalline silicon alloy. Preferably, the silicon-containinglayer 50 is an amorphous silicon layer. The thickness of the silicon-containinglayer 50 may be in the range from about 10 nm to about 50 nm. Preferably, the silicon-containinglayer 50 is not doped. - Referring to
FIG. 5 , asecond photoresist 55 is applied to the top surface of the semiconductor structure above and lithographically patterned to block the portion of the silicon-containinglayer 50 over thesecond portion 12 of thesemiconductor substrate 8 while exposing the area over thefirst portion 10. The exposed portion of the stack of the silicon-containinglayer 50, themetal gate layer 42, and the secondgate dielectric layer 40, is etched preferably by a second reactive ion etch (RIE) and removed from over thefirst portion 10 of thesemiconductor substrate 8. Thesecond photoresist 55 is thereafter removed. The top surface of the silicon-containingsilicon layer 50 over thesecond portion 12 of thesemiconductor substrate 8 may be higher as shown inFIG. 5 or may be lower than the top surface of thefirst polysilicon layer 32 over thefirst portion 10 depending on the thickness of the various layers. Alternatively, both surfaces may be substantially at the same level with a minimal or no step height. - Referring to
FIG. 6 , asecond polysilicon layer 60 is formed on thefirst polysilicon layer 32 over thefirst portion 10 and on the silicon-containinglayer 50 over the second portion of thesemiconductor substrate 8. Thefirst polysilicon layer 60 preferably has a thickness in the range from about 40 nm to about 120 nm. Thesecond polysilicon layer 60 is preferably undoped. (Thesecond polysilicon layer 60 is preferably doped on second portion 12) Features of the step, such as height and direction of the step, in the silicon-containing-layer 50 are carried over to the step on the top surface of thesecond polysilicon layer 60. - According to the first through third embodiments of the present invention, a gate
cap dielectric layer 70 is deposited on thesecond polysilicon layer 60. The gatecap dielectric layer 70 typically comprises a silicon oxide, silicon nitride or a stack thereof. Preferably, the gatecap dielectric layer 70 is a silicon oxide layer (should be silicon nitride). More preferably, the gatecap dielectric layer 70 is a TEOS oxide layer (delete this sentence). The gate cap dielectric layer has a thickness in the range from about 15 nm to about 60 nm. - An anti-reflective coating (ARC)
layer 81 and athird photoresist 83 are applied over the top surface of the gatecap dielectric layer 70. Thethird photoresist 83 is subsequently lithographically patterned as shown inFIG. 7 . The pattern in thethird photoresist 83 contains at least one first gate electrode over thefirst portion 10 and at least one second gate electrode over thesecond portion 12 of thesemiconductor substrate 8. The thickness of theARC layer 81 is preferably in the range from about 60 nm to about 120 nm. - According to the first embodiment of the present invention, the pattern in the
third photoresist 83 is transferred into the underlying layers, specifically, into a stack comprising theARC layer 81, the gatecap dielectric layer 70, thesecond polysilicon layer 60, and thefirst polysilicon layer 32 over thefirst portion 12 and into a stack comprising theARC layer 81, the gatecap dielectric layer 70, thesecond polysilicon layer 60, and the silicon-containinglayer 50 over thesecond portion 10 of thesemiconductor substrate 8 by a third reactive ion etch (RIE) as shown inFIG. 8 . The third RIE stops on the surface of thefirst gate dielectric 30 over thefirst portion 10 and on the surface of themetal gate layer 42 over thesecond portion 12 of thesemiconductor substrate 8. The remainingthird photoresist 83′ and theARC layer 81 are removed thereafter. - Referring to
FIG. 9 , ablock photoresist 95 is applied and lithographically patterned to block the at least one stack of the gatecap dielectric layer 70, thesecond polysilicon layer 60, and thefirst polysilicon layer 32 as well as the underlyingfirst gate dielectric 30 over thefirst portion 10 of thesemiconductor substrate 8. The semiconductor structure over thesecond portion 12 of thesemiconductor substrate 8 is exposed at this point. The exposed portions of themetal gate layer 42 is etched by a fourth reactive ion etch (RIE) at this point. - Preferably, ion-bombardment of the
second gate dielectric 40 follows the fourth etch while the semiconductor structure over thefirst portion 10 is covered by thefourth photoresist 95. Inert ion species such as Ar, Xe, and Kr may be used to loosen the high-K dielectric layer portion of thesecond dielectric layer 40 and facilitate subsequent etching. Thesecond dielectric layer 40 is thereafter etched by a fifth reactive ion etch (RIE). Thereafter, theblock photoresist 95 is removed, - Referring to
FIG. 10 , the exposed portion of thefirst dielectric layer 30 is etched either by a wet etch or by a reactive ion etch. The resulting exemplary semiconductor structure has a first gate electrode which comprises a firstgate dielectric layer 30, a firstgate conductor stack 62, and a gatecap dielectric layer 70. The firstgate conductor stack 62 comprises a firstgate polysilicon layer 32 and a secondgate polysilicon layer 60. The resulting exemplary semiconductor structure also has a second gate electrode which comprises a secondgate dielectric layer 40, ametal gate layer 42, a secondgate conductor stack 64, and a gatecap dielectric layer 70. The secondgate conductor stack 64 comprises a silicon-containinglayer 50 and a secondgate polysilicon layer 60. Preferably, the silicon-containinglayer 50 is an amorphous silicon layer. - According to the second embodiment of the present invention, the initial processing steps corresponding to
FIGS. 1-7 are identical to those according to the first embodiment of the present invention. Thereafter, the pattern in thethird photoresist 83 is transferred into the stack comprising theARC layer 81 and the gatecap dielectric layer 70. Unlike the first embodiment, however, the pattern transfer stops on top of thesecond polysilicon layer 60 after the third RIE as shown inFIG. 11 according to the second embodiment of the present invention. The remainingthird photoresist 83′ and theARC layer 81 are thereafter removed. - Referring to
FIG. 12 , afourth photoresist 85 is applied over the patterned gatecap dielectric layer 70 and over the underlyingsecond polysilicon layer 60. Thefourth photoresist 85 is subsequently lithographically patterned so that the semiconductor structure over thesecond portion 12 of thesemiconductor substrate 8 is covered while the area over thefirst portion 10 is exposed. Preferably, the edge of thefourth photoresist 85 extends over the boundary between the remaining secondgate dielectric layer 40 and the remaining firstgate dielectric layer 30 so that the boundary is underneath the patternedfourth photoresist 85. - Referring to
FIG. 13 , a first gate electrode is formed by a fourth reactive ion etch (RIE) that etches the exposed portions of thesecond polysilicon layer 60 and thefirst polysilicon layer 32. Preferably, the fourth RIE stops on the top surface of thefirst gate dielectric 30. The structure under thefourth photoresist 85 is protected from the etch process. - Referring to
FIG. 14 , afifth photoresist 87 is applied and lithographically patterned to cover the structure over thefirst portion 10 of thesemiconductor substrate 8. Preferably, thefifth photoresist 87 is patterned with enough overlap with the edge of the stack of thesecond polysilicon layer 60 and remainingfirst polysilicon layer 32 on top of theshallow trench isolation 20 such that the outer edges of thefifth photoresist 87 may be trimmed back by a trimming etch of thefifth photoresist 87. With a controlled overlay tolerance and the trimming etch, the edge of thefifth photoresist 87 may be self-aligned to the edge of the stack of thesecond polysilicon layer 60 and the remainingfirst polysilicon layer 32 on top of theshallow trench isolation 20 as shown inFIG. 14 . - Referring to
FIG. 15 , a second gate electrode is formed over thesecond portion 12 of thesemiconductor substrate 8 by etching the stack of thesecond polysilicon layer 60, a silicon-containinglayer 50, ametal gate layer 42, and the secondgate dielectric layer 40. Preferably, ion-bombardment of the secondgate dielectric layer 40 with inert ion species such as Ar, Xe, and Kr precedes the etching of the secondgate dielectric layer 40. The ion bombardment is used to loosen the high-K dielectric layer portion of thesecond dielectric layer 40 and thereby to facilitate subsequent etching. - Referring to
FIG. 16 , thefirth photoresist 87 is thereafter removed and the firstgate dielectric layer 30 is etched either by a wet etch or by a reactive ion etch (RIE). The resulting structure according to the second embodiment of the present invention is identical to the structure shown inFIG. 10 according to the first embodiment of the present invention. - According to the third embodiment of the present invention, the initial processing steps corresponding to
FIGS. 1-7 are identical to those according to the first embodiment of the present invention. Thereafter, the pattern in thethird photoresist 83 is transferred into the stack comprising theARC layer 81 and the gatecap dielectric layer 70 in exactly the same manner as in the second embodiment of the present invention as shown inFIG. 11 . The remainingthird photoresist 83′ and theARC layer 81 are thereafter removed. - Referring to
FIG. 17 , afifth photoresist 87 is applied over the patterned gatecap dielectric layer 70 and over the underlyingsecond polysilicon layer 60. Thefifth photoresist 87 is subsequently lithographically patterned so that the semiconductor structure over thefirst portion 10 of thesemiconductor substrate 8 is covered, while the area over thesecond portion 12 is exposed. (A fourth photoresist has not been used yet according to the third embodiment at this point but the functional equivalence of thefifth photoresist 87 according to the third embodiment of the present invention as shown inFIG. 17 to thefifth photoresist 87 according to the second embodiment as shown inFIGS. 14-15 is conveyed by the same reference numeral and the same name across the second and third embodiments.) Preferably, thefifth photoresist 87 does not overlap the boundary between the remaining secondgate dielectric layer 40 and the remaining firstgate dielectric layer 30 so that that boundary is outside the area of the patternedfifth photoresist 87. - Referring to
FIG. 18 , the second gate electrode is formed by a fourth reactive ion etch (RIE) that etches the exposed portions of thesecond polysilicon layer 60, the silicon-containinglayer 50, and themetal gate layer 42. Preferably, ion-bombardment of the secondgate dielectric layer 40 with inert ion species such as Ar, Xe, and Kr is performed after the etching of themetal gate layer 42 and prior to the etching the secondgate dielectric layer 40. The ion bombardment is used to loosen the high-K dielectric layer portion of thesecond dielectric layer 40 and thereby to facilitate subsequent etching. Thesecond dielectric layer 40 is subsequently etched by another reactive ion etch. The structure under thefifth photoresist 87 is protected from the etch process. - Referring to
FIG. 19 , afourth photoresist 85 is applied and lithographically patterned to cover the structure over thesecond portion 12 of thesemiconductor substrate 8. Preferably, thefourth photoresist 85 is patterned with enough overlap with the edge of the stack of thesecond polysilicon layer 60 and remainingfirst polysilicon layer 32 on top of theshallow trench isolation 20 such that the outer edges of thefourth photoresist 85 may be trimmed back by a trimming etch of thefourth photoresist 85. With a controlled overlay tolerance and the trimming etch, the edge of thefourth photoresist 85 may be self-aligned to the edge of the stack of thesecond polysilicon layer 60 and remainingfirst polysilicon layer 32 on top of theshallow trench isolation 20 as shown inFIG. 19 . - Referring to
FIG. 20 , a first gate electrode is formed over thefirst portion 10 of thesemiconductor substrate 8 by etching the stack of thesecond polysilicon layer 60, afirst polysilicon layer 32, and the firstgate dielectric layer 30. Thesecond polysilicon layer 60 and thefirst polysilicon layer 32 are etched by a fifth reactive ion etch. The firstgate dielectric layer 30 may be etched by a wet etch or by a reactive ion etch. Thefourth photoresist 85 is thereafter removed. - Referring to
FIG. 21 , the resulting structure according to the third embodiment of the present invention is shown, which is identical to the structure shown inFIG. 10 according to the first embodiment of the present invention and to the structure shown inFIG. 16 according to the second embodiment of the present invention. - According to the fourth embodiment of the present invention, the initial processing steps corresponding to
FIGS. 1-6 are identical to those according to the first embodiment of the present invention. Thereafter, asixth photoresist 65 is applied over the surface of thesecond polysilicon layer 60. Thesixth photoresist 65 is subsequently lithographically patterned so that thesecond polysilicon layer 60 is covered by the sixth photoresist over thefirst portion 10 of thesemiconductor substrate 8 and is exposed over thesecond portion 12 of thesemiconductor substrate 8. (The term, “sixth photoresist” does not refer to a cumulative count of photoresists used in the fourth embodiment but is used only to distinguish thesixth photoresist 65 from the fourth and fifth photoresists in the second and third embodiments since thesixth photoresist 65 serves a different function. A fourth photoresist or a fifth photoresist is not used according to the fourth embodiment of the present invention.) The exposed portion of thesecond polysilicon layer 60 is recessed by a reactive ion etch as shown inFIG. 22 while the patternedsixth photoresist 65 protects the semiconductor structure therebeneath. According to the fourth embodiment of the present invention, the thickness of thesecond polysilicon layer 60 is less over thesecond portion 12 compared to the thickness of that layer over thefirst portion 10 of thesemiconductor substrate 10. Thesixth photoresist 65 is thereafter removed. - Referring to
FIG. 23 , an anti-reflective coating (ARC)layer 81 and athird photoresist 83 are applied over the top surface of thesecond polysilicon layer 60. Thethird photoresist 83 is subsequently lithographically patterned and as shown inFIG. 23 . The pattern in thethird photoresist 83 contains at least one first gate electrode over thefirst portion 10 and at least one second gate electrode over thesecond portion 12 of thesemiconductor substrate 8. The thickness of theARC layer 81 is in the range from about 60 nm to about 120 nm. - Referring to
FIG. 24 , the pattern in thethird photoresist 83 is transferred into the underlying layers, specifically, into a stack comprising theARC layer 81, into thesecond polysilicon layer 60, and partly into thefirst polysilicon layer 32 over thefirst portion 12 and into a stack comprising theARC layer 81, thesecond polysilicon layer 60, the silicon-containinglayer 50, and themetal gate layer 42 over thesecond portion 10 of thesemiconductor substrate 8 by a third reactive ion etch (RIE). Preferably, the third RIE stops on the secondgate dielectric layer 40 over thesecond portion 12 of thesemiconductor substrate 8. Also preferably, the third RIE stops on top of first gate dielectric over thefirst portion 10 of thesemiconductor substrate 8. - Preferably, a high temperature chemical driven plasma etch is used to remove the second
gate dielectric layer 40. The temperature is about 150 C to 300 C. The plasma etch process used here should leave the firstgate dielectric layer 30 un-attacked. - Referring to
FIG. 25 , the remainingthird photoresist 83′ and theARC layer 81 are removed. The resulting exemplary semiconductor structure has a first gate electrode which comprises a firstgate dielectric layer 30, and a firstgate conductor stack 62. The firstgate conductor stack 62 comprises a firstgate polysilicon layer 32 and a secondgate polysilicon layer 60. The resulting exemplary semiconductor structure also has a second gate electrode which comprises asecond gate dielectric 40, ametal gate layer 42, and a secondgate conductor stack 64. The secondgate conductor stack 64 comprises a silicon-containinglayer 50 and asecond gate polysilicon 60. Preferably, the silicon-containinglayer 50 is an amorphous silicon layer. Except for the composition of the first polysilicon layer by two layers and the absence of a gate cap dielectric layer, the structure shown inFIG. 25 according to the fourth embodiment of the present invention is identical to the structures according to the first through third embodiments of the present invention at equivalent stages. - While the invention has been described in terms of specific embodiments, it is evident in view of the foregoing description that numerous alternatives, modifications and variations will be apparent to those skilled in the art. Accordingly, the invention is intended to encompass all such alternatives, modifications and variations which fall within the scope and spirit of the invention and the following claims.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/694,104 US7435652B1 (en) | 2007-03-30 | 2007-03-30 | Integration schemes for fabricating polysilicon gate MOSFET and high-K dielectric metal gate MOSFET |
CN2008100834578A CN101276787B (en) | 2007-03-30 | 2008-03-05 | Method for manufacturing semiconductor structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/694,104 US7435652B1 (en) | 2007-03-30 | 2007-03-30 | Integration schemes for fabricating polysilicon gate MOSFET and high-K dielectric metal gate MOSFET |
Publications (2)
Publication Number | Publication Date |
---|---|
US20080242070A1 true US20080242070A1 (en) | 2008-10-02 |
US7435652B1 US7435652B1 (en) | 2008-10-14 |
Family
ID=39795173
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/694,104 Active 2027-04-03 US7435652B1 (en) | 2007-03-30 | 2007-03-30 | Integration schemes for fabricating polysilicon gate MOSFET and high-K dielectric metal gate MOSFET |
Country Status (2)
Country | Link |
---|---|
US (1) | US7435652B1 (en) |
CN (1) | CN101276787B (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090108368A1 (en) * | 2007-10-31 | 2009-04-30 | Kenshi Kanegae | Semiconductor device and method for manufacturing the same |
US20090194820A1 (en) * | 2008-02-06 | 2009-08-06 | International Business Machines Corporation | Cmos (complementary metal oxide semiconductor) devices having metal gate nfets and poly-silicon gate pfets |
US20130313643A1 (en) * | 2012-05-23 | 2013-11-28 | International Business Machines Corporation | Structure and Method to Modulate Threshold Voltage For High-K Metal Gate Field Effect Transistors (FETs) |
TWI464786B (en) * | 2010-05-27 | 2014-12-11 | United Microelectronics Corp | Method of forming metal gate structure and method of forming metal gate transistor |
TWI601190B (en) * | 2015-10-20 | 2017-10-01 | 台灣積體電路製造股份有限公司 | Semiconductor device and manufacturing method thereof |
CN111048411A (en) * | 2019-05-24 | 2020-04-21 | 聚力成半导体(重庆)有限公司 | Method for manufacturing semiconductor device |
CN112582400A (en) * | 2019-09-27 | 2021-03-30 | 台湾积体电路制造股份有限公司 | Semiconductor device and method of forming a semiconductor device |
CN117525003A (en) * | 2024-01-05 | 2024-02-06 | 华中科技大学 | Boron nitride passivation enhanced gallium arsenide-based semiconductor device and preparation method thereof |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7910488B2 (en) * | 2007-07-12 | 2011-03-22 | Applied Materials, Inc. | Alternative method for advanced CMOS logic gate etch applications |
US8211786B2 (en) * | 2008-02-28 | 2012-07-03 | International Business Machines Corporation | CMOS structure including non-planar hybrid orientation substrate with planar gate electrodes and method for fabrication |
US7863123B2 (en) * | 2009-01-19 | 2011-01-04 | International Business Machines Corporation | Direct contact between high-κ/metal gate and wiring process flow |
CN102064176B (en) | 2009-11-11 | 2013-03-20 | 中国科学院微电子研究所 | Semiconductor device and manufacturing method thereof |
CN102104042B (en) * | 2009-12-21 | 2013-01-09 | 中国科学院微电子研究所 | Semiconductor device |
US8268712B2 (en) * | 2010-05-27 | 2012-09-18 | United Microelectronics Corporation | Method of forming metal gate structure and method of forming metal gate transistor |
Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6255698B1 (en) * | 1999-04-28 | 2001-07-03 | Advanced Micro Devices, Inc. | Separately optimized gate structures for n-channel and p-channel transistors in an integrated circuit |
US20020113294A1 (en) * | 2001-02-09 | 2002-08-22 | Samsung Electronics Co., Ltd | CMOS semiconductor device and method of manufacturing the same |
US6518154B1 (en) * | 2001-03-21 | 2003-02-11 | Advanced Micro Devices, Inc. | Method of forming semiconductor devices with differently composed metal-based gate electrodes |
US6518106B2 (en) * | 2001-05-26 | 2003-02-11 | Motorola, Inc. | Semiconductor device and a method therefor |
US6586288B2 (en) * | 2000-11-16 | 2003-07-01 | Hynix Semiconductor Inc. | Method of forming dual-metal gates in semiconductor device |
US6645818B1 (en) * | 2002-11-13 | 2003-11-11 | Chartered Semiconductor Manufacturing Ltd. | Method to fabricate dual-metal gate for N- and P-FETs |
US6746943B2 (en) * | 2001-03-13 | 2004-06-08 | Kabushiki Kaisha Toshiba | Semiconductor device and method of fabricating the same |
US6794234B2 (en) * | 2002-01-30 | 2004-09-21 | The Regents Of The University Of California | Dual work function CMOS gate technology based on metal interdiffusion |
US6794281B2 (en) * | 2002-05-20 | 2004-09-21 | Freescale Semiconductor, Inc. | Dual metal gate transistors for CMOS process |
US6828181B2 (en) * | 2003-05-08 | 2004-12-07 | International Business Machines Corporation | Dual gate material process for CMOS technologies |
US6893924B2 (en) * | 2003-08-13 | 2005-05-17 | Texas Instruments Incorporated | Dual metal-alloy nitride gate electrodes |
US20050272191A1 (en) * | 2004-06-03 | 2005-12-08 | Uday Shah | Replacement gate process for making a semiconductor device that includes a metal gate electrode |
US20050275035A1 (en) * | 2004-06-10 | 2005-12-15 | Agency For Science, Technology And Research | Gate Electrode Architecture for Improved Work Function Tuning and Method of Manufacture |
US20050282329A1 (en) * | 2004-06-17 | 2005-12-22 | Hong-Jyh Li | CMOS transistors with dual high-k gate dielectric and methods of manufacture thereof |
US20060008968A1 (en) * | 2004-07-06 | 2006-01-12 | Brask Justin K | Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode |
US20060017098A1 (en) * | 2004-07-20 | 2006-01-26 | Doczy Mark L | Semiconductor device with a high-k gate dielectric and a metal gate electrode |
US20060071285A1 (en) * | 2004-09-29 | 2006-04-06 | Suman Datta | Inducing strain in the channels of metal gate transistors |
US7081656B2 (en) * | 2003-03-12 | 2006-07-25 | Micron Technology, Inc. | CMOS constructions |
US20070272975A1 (en) * | 2006-05-26 | 2007-11-29 | Schaeffer James K | Method of forming a semiconductor device having an interlayer and structure therefor |
-
2007
- 2007-03-30 US US11/694,104 patent/US7435652B1/en active Active
-
2008
- 2008-03-05 CN CN2008100834578A patent/CN101276787B/en not_active Expired - Fee Related
Patent Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6255698B1 (en) * | 1999-04-28 | 2001-07-03 | Advanced Micro Devices, Inc. | Separately optimized gate structures for n-channel and p-channel transistors in an integrated circuit |
US6586288B2 (en) * | 2000-11-16 | 2003-07-01 | Hynix Semiconductor Inc. | Method of forming dual-metal gates in semiconductor device |
US20020113294A1 (en) * | 2001-02-09 | 2002-08-22 | Samsung Electronics Co., Ltd | CMOS semiconductor device and method of manufacturing the same |
US6746943B2 (en) * | 2001-03-13 | 2004-06-08 | Kabushiki Kaisha Toshiba | Semiconductor device and method of fabricating the same |
US6518154B1 (en) * | 2001-03-21 | 2003-02-11 | Advanced Micro Devices, Inc. | Method of forming semiconductor devices with differently composed metal-based gate electrodes |
US6518106B2 (en) * | 2001-05-26 | 2003-02-11 | Motorola, Inc. | Semiconductor device and a method therefor |
US6794234B2 (en) * | 2002-01-30 | 2004-09-21 | The Regents Of The University Of California | Dual work function CMOS gate technology based on metal interdiffusion |
US6794281B2 (en) * | 2002-05-20 | 2004-09-21 | Freescale Semiconductor, Inc. | Dual metal gate transistors for CMOS process |
US6645818B1 (en) * | 2002-11-13 | 2003-11-11 | Chartered Semiconductor Manufacturing Ltd. | Method to fabricate dual-metal gate for N- and P-FETs |
US7081656B2 (en) * | 2003-03-12 | 2006-07-25 | Micron Technology, Inc. | CMOS constructions |
US6828181B2 (en) * | 2003-05-08 | 2004-12-07 | International Business Machines Corporation | Dual gate material process for CMOS technologies |
US6893924B2 (en) * | 2003-08-13 | 2005-05-17 | Texas Instruments Incorporated | Dual metal-alloy nitride gate electrodes |
US20050272191A1 (en) * | 2004-06-03 | 2005-12-08 | Uday Shah | Replacement gate process for making a semiconductor device that includes a metal gate electrode |
US20050275035A1 (en) * | 2004-06-10 | 2005-12-15 | Agency For Science, Technology And Research | Gate Electrode Architecture for Improved Work Function Tuning and Method of Manufacture |
US20050282329A1 (en) * | 2004-06-17 | 2005-12-22 | Hong-Jyh Li | CMOS transistors with dual high-k gate dielectric and methods of manufacture thereof |
US20060008968A1 (en) * | 2004-07-06 | 2006-01-12 | Brask Justin K | Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode |
US20060017098A1 (en) * | 2004-07-20 | 2006-01-26 | Doczy Mark L | Semiconductor device with a high-k gate dielectric and a metal gate electrode |
US7148548B2 (en) * | 2004-07-20 | 2006-12-12 | Intel Corporation | Semiconductor device with a high-k gate dielectric and a metal gate electrode |
US20060071285A1 (en) * | 2004-09-29 | 2006-04-06 | Suman Datta | Inducing strain in the channels of metal gate transistors |
US20070272975A1 (en) * | 2006-05-26 | 2007-11-29 | Schaeffer James K | Method of forming a semiconductor device having an interlayer and structure therefor |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7964918B2 (en) * | 2007-10-31 | 2011-06-21 | Panasonic Corporation | Semiconductor device and method for manufacturing the same |
US20090108368A1 (en) * | 2007-10-31 | 2009-04-30 | Kenshi Kanegae | Semiconductor device and method for manufacturing the same |
US20090194820A1 (en) * | 2008-02-06 | 2009-08-06 | International Business Machines Corporation | Cmos (complementary metal oxide semiconductor) devices having metal gate nfets and poly-silicon gate pfets |
US7749830B2 (en) * | 2008-02-06 | 2010-07-06 | International Business Machines Corporation | CMOS (complementary metal oxide semiconductor) devices having metal gate NFETS and poly-silicon gate PFETS |
US20100258875A1 (en) * | 2008-02-06 | 2010-10-14 | International Business Machines Corporation | Cmos (complementary metal oxide semiconductor) devices having metal gate nfets and poly-silicon gate pfets |
US8018005B2 (en) * | 2008-02-06 | 2011-09-13 | International Business Machines Corporation | CMOS (complementary metal oxide semiconductor) devices having metal gate NFETs and poly-silicon gate PFETs |
TWI464786B (en) * | 2010-05-27 | 2014-12-11 | United Microelectronics Corp | Method of forming metal gate structure and method of forming metal gate transistor |
US20130313643A1 (en) * | 2012-05-23 | 2013-11-28 | International Business Machines Corporation | Structure and Method to Modulate Threshold Voltage For High-K Metal Gate Field Effect Transistors (FETs) |
US9041116B2 (en) * | 2012-05-23 | 2015-05-26 | International Business Machines Corporation | Structure and method to modulate threshold voltage for high-K metal gate field effect transistors (FETs) |
US9214397B2 (en) | 2012-05-23 | 2015-12-15 | Globalfoundries Inc. | Structure and method to modulate threshold voltage for high-K metal gate field effect transistors (FETs) |
TWI601190B (en) * | 2015-10-20 | 2017-10-01 | 台灣積體電路製造股份有限公司 | Semiconductor device and manufacturing method thereof |
CN111048411A (en) * | 2019-05-24 | 2020-04-21 | 聚力成半导体(重庆)有限公司 | Method for manufacturing semiconductor device |
CN112582400A (en) * | 2019-09-27 | 2021-03-30 | 台湾积体电路制造股份有限公司 | Semiconductor device and method of forming a semiconductor device |
CN117525003A (en) * | 2024-01-05 | 2024-02-06 | 华中科技大学 | Boron nitride passivation enhanced gallium arsenide-based semiconductor device and preparation method thereof |
Also Published As
Publication number | Publication date |
---|---|
US7435652B1 (en) | 2008-10-14 |
CN101276787A (en) | 2008-10-01 |
CN101276787B (en) | 2010-09-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7435652B1 (en) | Integration schemes for fabricating polysilicon gate MOSFET and high-K dielectric metal gate MOSFET | |
US7183596B2 (en) | Composite gate structure in an integrated circuit | |
US8143676B2 (en) | Semiconductor device having a high-dielectric-constant gate insulating film | |
US7378713B2 (en) | Semiconductor devices with dual-metal gate structures and fabrication methods thereof | |
US8034678B2 (en) | Complementary metal oxide semiconductor device fabrication method | |
US7470577B2 (en) | Dual work function CMOS devices utilizing carbide based electrodes | |
US7456066B2 (en) | Variable width offset spacers for mixed signal and system on chip devices | |
US20070228480A1 (en) | CMOS device having PMOS and NMOS transistors with different gate structures | |
US8410555B2 (en) | CMOSFET device with controlled threshold voltage and method of fabricating the same | |
CN100539150C (en) | Manufacturing method for semiconductor device | |
US8658487B2 (en) | Semiconductor device and fabrication method thereof | |
US7582521B2 (en) | Dual metal gates for mugfet device | |
KR101589440B1 (en) | Method of fabricating semiconductor device having dual gate | |
JP2009194352A (en) | Semiconductor device fabrication method | |
US9252018B2 (en) | High-k/metal gate transistor with L-shaped gate encapsulation layer | |
US8084828B2 (en) | Methods for protecting gate stacks during fabrication of semiconductor devices and semiconductor devices fabricated from such methods | |
JP2010177240A (en) | Semiconductor device and method of manufacturing the same | |
US20130069196A1 (en) | Structure and method to minimize regrowth and work function shift in high-k gate stacks | |
JP2007142153A (en) | Semiconductor device and method of manufacturing same | |
US20070080392A1 (en) | Semiconductor device and method of fabricating the same | |
US7432147B2 (en) | Method of manufacturing semiconductor device | |
US20070281429A1 (en) | Method for fabricating semiconductor device | |
JP2010040710A (en) | Semiconductor device and method of manufacturing the same | |
US20100025778A1 (en) | Transistor structure and method of making the same | |
WO2023104455A1 (en) | Multilayer work function metal in nanosheet stacks using a sacrificial oxide material |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, TZE-CHIANG;DORIS, BRUCE B.;JAGANNATHAN, RANGARAJAN;AND OTHERS;REEL/FRAME:019093/0141;SIGNING DATES FROM 20070320 TO 20070321 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |